include/device/dram/ddr3: Add additional frequencies
IvyBridge memory controller supports more frequencies than SandyBridge. Required for future patches. Change-Id: I0bcb670c20407ec0aec20bae85c4cbe6ccc44b16 Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/15182 Tested-by: build bot (Jenkins) Reviewed-by: Alexander Couzens <lynxis@fe80.eu> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
parent
b7b1b2884f
commit
577aad6f13
|
@ -35,9 +35,13 @@
|
||||||
*/
|
*/
|
||||||
#define TCK_1333MHZ 192
|
#define TCK_1333MHZ 192
|
||||||
#define TCK_1200MHZ 212
|
#define TCK_1200MHZ 212
|
||||||
|
#define TCK_1100MHZ 232
|
||||||
#define TCK_1066MHZ 240
|
#define TCK_1066MHZ 240
|
||||||
|
#define TCK_1000MHZ 256
|
||||||
#define TCK_933MHZ 274
|
#define TCK_933MHZ 274
|
||||||
|
#define TCK_900MHZ 284
|
||||||
#define TCK_800MHZ 320
|
#define TCK_800MHZ 320
|
||||||
|
#define TCK_700MHZ 365
|
||||||
#define TCK_666MHZ 384
|
#define TCK_666MHZ 384
|
||||||
#define TCK_533MHZ 480
|
#define TCK_533MHZ 480
|
||||||
#define TCK_400MHZ 640
|
#define TCK_400MHZ 640
|
||||||
|
|
Loading…
Reference in New Issue