mb/intel/kblrvp: Remove hex values from VR settings
Change the hex values in the VR configuration tables of the Intel Kaby Lake RVP boards to the same style that is used in the other mainboards. Also, correct some numbers in the comment tables that did not match the register values. The values in the tables haven't changed. BUG=N/A TEST=build Change-Id: I77af544d7d88143e19abedb12a13627779c705c6 Signed-off-by: Wim Vervoorn <wvervoorn@eltan.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37550 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Frans Hendriks <fhendriks@eltan.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
0bb644754d
commit
57aa8e37dc
|
@ -43,16 +43,16 @@ chip soc/intel/skylake
|
|||
|
||||
# Enabling SLP_S3#, SLP_S4#, SLP_SUS and SLP_A Stretch
|
||||
# SLP_S3 Minimum Assertion Width. Values 0: 60us, 1: 1ms, 2: 50ms, 3: 2s
|
||||
register "PmConfigSlpS3MinAssert" = "0x02"
|
||||
register "PmConfigSlpS3MinAssert" = "2"
|
||||
|
||||
# SLP_S4 Minimum Assertion Width. Values 0: default, 1: 1s, 2: 2s, 3: 3s, 4: 4s
|
||||
register "PmConfigSlpS4MinAssert" = "0x04"
|
||||
register "PmConfigSlpS4MinAssert" = "4"
|
||||
|
||||
# SLP_SUS Minimum Assertion Width. Values 0: 0ms, 1: 500ms, 2: 1s, 3: 4s
|
||||
register "PmConfigSlpSusMinAssert" = "0x03"
|
||||
register "PmConfigSlpSusMinAssert" = "3"
|
||||
|
||||
# SLP_A Minimum Assertion Width. Values 0: 0ms, 1: 4s, 2: 98ms, 3: 2s
|
||||
register "PmConfigSlpAMinAssert" = "0x03"
|
||||
register "PmConfigSlpAMinAssert" = "3"
|
||||
|
||||
|
||||
# VR Settings Configuration for 4 Domains
|
||||
|
@ -60,7 +60,7 @@ chip soc/intel/skylake
|
|||
#| Domain/Setting | SA | IA | GTUS | GTS |
|
||||
#+----------------+-------+-------+-------+-------+
|
||||
#| Psi1Threshold | 20A | 20A | 20A | 20A |
|
||||
#| Psi2Threshold | 5A | 5A | 5A | 5A |
|
||||
#| Psi2Threshold | 4A | 5A | 5A | 5A |
|
||||
#| Psi3Threshold | 1A | 1A | 1A | 1A |
|
||||
#| Psi3Enable | 1 | 1 | 1 | 1 |
|
||||
#| Psi4Enable | 1 | 1 | 1 | 1 |
|
||||
|
@ -71,54 +71,54 @@ chip soc/intel/skylake
|
|||
#+----------------+-------+-------+-------+-------+
|
||||
register "domain_vr_config[VR_SYSTEM_AGENT]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x10, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(4), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x1C, \
|
||||
.voltage_limit = 0x5F0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = VR_CFG_AMP(7), \
|
||||
.voltage_limit = 1520 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_IA_CORE]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x88, \
|
||||
.voltage_limit = 0x5F0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = VR_CFG_AMP(34), \
|
||||
.voltage_limit = 1520 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_GT_UNSLICED]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x8C ,\
|
||||
.voltage_limit = 0x5F0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = VR_CFG_AMP(35),\
|
||||
.voltage_limit = 1520 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_GT_SLICED]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x8C, \
|
||||
.voltage_limit = 0x5F0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = VR_CFG_AMP(35), \
|
||||
.voltage_limit = 1520 \
|
||||
}"
|
||||
|
||||
# Send an extra VR mailbox command for the PS4 exit issue
|
||||
|
|
|
@ -31,15 +31,15 @@ chip soc/intel/skylake
|
|||
#+----------------+-------+-------+-------+-------+
|
||||
register "domain_vr_config[VR_SYSTEM_AGENT]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x1C, \
|
||||
.voltage_limit = 0x5F0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = VR_CFG_AMP(7), \
|
||||
.voltage_limit = 1520 \
|
||||
}"
|
||||
|
||||
# Enable Root ports.
|
||||
|
|
|
@ -22,65 +22,67 @@ chip soc/intel/skylake
|
|||
#| Domain/Setting | SA | IA | GTUS | GTS |
|
||||
#+----------------+-------+-------+-------+-------+
|
||||
#| Psi1Threshold | 20A | 20A | 20A | 20A |
|
||||
#| Psi2Threshold | 4A | 5A | 5A | 5A |
|
||||
#| Psi2Threshold | 5A | 5A | 5A | 5A |
|
||||
#| Psi3Threshold | 1A | 1A | 1A | 1A |
|
||||
#| Psi3Enable | 1 | 1 | 1 | 1 |
|
||||
#| Psi4Enable | 1 | 1 | 1 | 1 |
|
||||
#| ImonSlope | 0 | 0 | 0 | 0 |
|
||||
#| ImonOffset | 0 | 0 | 0 | 0 |
|
||||
#| IccMax | 7A | 34A | 35A | 35A |
|
||||
#| VrVoltageLimit | 1.52V | 1.52V | 1.52V | 1.52V |
|
||||
#| IccMax | Auto | Auto | Auto | Auto |
|
||||
#| VrVoltageLimit*| 0 | 0 | 0 | 0 |
|
||||
#+----------------+-------+-------+-------+-------+
|
||||
#* VrVoltageLimit command not sent.
|
||||
|
||||
register "domain_vr_config[VR_SYSTEM_AGENT]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0, \
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0, \
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_IA_CORE]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0, \
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0, \
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_GT_UNSLICED]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0 ,\
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0 ,\
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_GT_SLICED]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0, \
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0, \
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
# Enable Root ports.
|
||||
|
|
|
@ -24,59 +24,61 @@ chip soc/intel/skylake
|
|||
#| Psi4Enable | 1 | 1 | 1 | 1 | 1 |
|
||||
#| ImonSlope | 0 | 0 | 0 | 0 | 0 |
|
||||
#| ImonOffset | 0 | 0 | 0 | 0 | 0 |
|
||||
#| IccMax | 7A | 34A | 34A | 35A | 35A |
|
||||
#| VrVoltageLimit | 1.52V | 1.52V | 1.52V | 1.52V | 1.52V |
|
||||
#| IccMax | Auto | Auto | Auto | Auto | Auto |
|
||||
#| VrVoltageLimit*| 0 | 0 | 0 | 0 | 0 |
|
||||
#+----------------+-------+-------+-------------+-------------+-------+
|
||||
#* VrVoltageLimit command not sent.
|
||||
|
||||
register "domain_vr_config[VR_SYSTEM_AGENT]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x10, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(4), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0, \
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0, \
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_IA_CORE]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0, \
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0, \
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_GT_UNSLICED]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0 ,\
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0 ,\
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
register "domain_vr_config[VR_GT_SLICED]" = "{
|
||||
.vr_config_enable = 1, \
|
||||
.psi1threshold = 0x50, \
|
||||
.psi2threshold = 0x14, \
|
||||
.psi3threshold = 0x4, \
|
||||
.psi1threshold = VR_CFG_AMP(20), \
|
||||
.psi2threshold = VR_CFG_AMP(5), \
|
||||
.psi3threshold = VR_CFG_AMP(1), \
|
||||
.psi3enable = 1, \
|
||||
.psi4enable = 1, \
|
||||
.imon_slope = 0x0, \
|
||||
.imon_offset = 0x0, \
|
||||
.icc_max = 0x0, \
|
||||
.voltage_limit = 0x0 \
|
||||
.imon_slope = 0, \
|
||||
.imon_offset = 0, \
|
||||
.icc_max = 0, \
|
||||
.voltage_limit = 0 \
|
||||
}"
|
||||
|
||||
# Enable Root port.
|
||||
|
|
Loading…
Reference in New Issue