GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- Added suport for enabling USB P4 on the olpc 

USB P4 is disabled by default and we need to setup the mux bits proper
to make it work.  This is the frame work for that.  All thats needed
is the right address values



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2387 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Richard Smith 2006-08-25 05:01:30 +00:00
parent 689c144839
commit 59ba228f92
4 changed files with 51 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/include/cpu/amd/gx2def.h
View File

@ -731,10 +731,14 @@
/* */
/* USB2*/
/* */
#define USB2_SB_GLD_MSR_CAP ( MSR_SB_USB2 + 0x00)
#define USB2_SB_GLD_MSR_CONF ( MSR_SB_USB2 + 0x01)
#define USB2_SB_GLD_MSR_PM ( MSR_SB_USB2 + 0x04)
#define USB2_SB_GLD_MSR_CAP ( MSR_SB_USB2 + 0x00)
#define USB2_SB_GLD_MSR_CONF ( MSR_SB_USB2 + 0x01)
#define USB2_SB_GLD_MSR_PM ( MSR_SB_USB2 + 0x04)
#define USB2_SB_GLD_MSR_OHCI_BASE ( MSR_SB_USB2 + 0x08)
#define USB2_SB_GLD_MSR_EHCI_BASE ( MSR_SB_USB2 + 0x09)
#define USB2_SB_GLD_MSR_DEVCTL_BASE ( MSR_SB_USB2 + 0x0A)
#define USB2_SB_GLD_MSR_UOC_BASE ( MSR_SB_USB2 + 0x0B) /* Option controller base */
/* */
/* ATA*/

1
src/mainboard/olpc/rev_a/Config.lb
View File

@ -138,6 +138,7 @@ chip northbridge/amd/gx2
register "enable_gpio0_inta" = "1"
register "enable_ide_nand_flash" = "1"
register "enable_uarta" = "1"
register "enable_USBP4_host" = "1"
register "audio_irq" = "5"
register "usbf4_irq" = "10"
register "usbf5_irq" = "10"

1
src/southbridge/amd/cs5536/chip.h
View File

@ -12,6 +12,7 @@ struct southbridge_amd_cs5536_config {
int enable_gpio0_inta; /* almost always will be true */
int enable_ide_nand_flash; /* if you are using nand flash instead of IDE drive */
int enable_uarta; /* internal uarta interrupt enable */
int enable_USBP4_host; /* Enable USB Port 4 as a host */
/* following are IRQ numbers for various southbridge resources. */
/* I have guessed at some things, as I still don't have an lspci from anyone */
int ide_irq; /* f.2 */

42
src/southbridge/amd/cs5536/cs5536.c
View File

@ -152,6 +152,48 @@ static void southbridge_init(struct device *dev)
outl(sb->unwanted_vpci[i] + 0x7C, 0xCF8);
outl(0xDEADBEEF, 0xCFC);
}
if (sb->enable_USBP4_host) {
volatile unsigned long* uocmux;
unsigned long val;
printk_err("Base 0x%08x\n",USB2_SB_GLD_MSR_CAP);
msr = rdmsr(USB2_SB_GLD_MSR_CAP);
printk_err("CAP 0x%08x%08x\n", msr.hi,msr.lo);
msr = rdmsr(USB2_SB_GLD_MSR_OHCI_BASE);
printk_err("OHCI base 0x%08x%08x\n", msr.hi,msr.lo);
msr = rdmsr(USB2_SB_GLD_MSR_EHCI_BASE);
printk_err("EHCI base 0x%08x%08x\n", msr.hi,msr.lo);
msr = rdmsr(USB2_SB_GLD_MSR_DEVCTL_BASE);
printk_err("DevCtl base 0x%08x%08x\n", msr.hi,msr.lo);
msr = rdmsr(USB2_SB_GLD_MSR_UOC_BASE);
printk_err("Old UOC Base 0x%08x%08x\n", msr.hi,msr.lo);
msr.hi |= 0xa;
msr.lo |= 0xfe010000;
#if 0
wrmsr(USB2_SB_GLD_MSR_UOC_BASE, msr);
msr = rdmsr(USB2_SB_GLD_MSR_UOC_BASE);
printk_err("New UOC Base 0x%08x%08x\n", msr.hi,msr.lo);
uocmux = (unsigned long *)msr.lo+4;
val = *uocmux;
printk_err("UOCMUX is 0x%lx\n",*val);
val &= ~(0xc0);
val |= 0x2;
*uocmux = val;
#endif
}
}