GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

northbridge/sch: read the size of main memory from the proper register 

I don't know if the size main memory supposed to be in PCI(0,0) reg 0x9c
but it is not written there. The size of memory is written in
src/northbridge/intel/sch/raminit.c to SCH port(2, 8, 4) (look for
"Setting up TOM").

Change-Id: Iea04a5185bda56f61d1c382533d5a0dac429ebbd
Signed-off-by: Sebastian Andrzej Siewior <bigeasy@linutronix.de>
Reviewed-on: http://review.coreboot.org/1629
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins)
This commit is contained in:
Sebastian Andrzej Siewior 2012-10-26 19:01:45 +02:00 committed by Stefan Reinauer
parent 50dd47bb58
commit 59e3e02991
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/northbridge/intel/sch/northbridge.c
View File

@ -111,10 +111,10 @@ static void pci_domain_set_resources(device_t dev)
printk(BIOS_SPEW, "Base of stolen memory: 0x%08x\n", printk(BIOS_SPEW, "Base of stolen memory: 0x%08x\n",
pci_read_config32(dev_find_slot(0, PCI_DEVFN(2, 0)), 0x5c)); pci_read_config32(dev_find_slot(0, PCI_DEVFN(2, 0)), 0x5c));
tolud = pci_read_config8(dev_find_slot(0, PCI_DEVFN(0, 0)), 0x9c); tolud = sch_port_access_read(2, 8, 4);
printk(BIOS_SPEW, "Top of Low Used DRAM: 0x%08llx\n", tolud << 24); printk(BIOS_SPEW, "Top of Low Used DRAM: 0x%08llx\n", tolud);
tomk = tolud << 14; tomk = tolud / 1024;
tomk_stolen = tomk; tomk_stolen = tomk;
/* Note: subtract IGD device and TSEG. */ /* Note: subtract IGD device and TSEG. */