GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/nissa/var/anraggar: Update DTT settings for thermal control 

Update DTT settings based on the suggestion of the thermal.

BUG=b:313833488
TEST=emerge-nissa coreboot

Change-Id: I2296990062cadc05202e3d1ab90af04234bda885
Signed-off-by: Weimin Wu <wuweimin@huaqin.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/79442
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Eric Lai <ericllai@google.com>
This commit is contained in:
Weimin Wu 2023-12-13 10:15:00 +08:00 committed by Felix Held
parent 6215ef47cd
commit 5ba045c715
1 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
src/mainboard/google/brya/variants/anraggar/overridetree.cb
View File

@ -132,31 +132,31 @@ chip soc/intel/alderlake
device ref dtt on device ref dtt on
chip drivers/intel/dptf chip drivers/intel/dptf
## sensor information ## sensor information
register "options.tsr[0].desc" = ""Memory"" register "options.tsr[0].desc" = ""CPU_VR""
register "options.tsr[1].desc" = ""Charger"" register "options.tsr[1].desc" = ""CPU""
register "options.tsr[2].desc" = ""Ambient"" register "options.tsr[2].desc" = ""Ambient""
register "options.tsr[3].desc" = ""Charger""
# TODO: below values are initial reference values only # TODO: below values are initial reference values only
## Passive Policy ## Passive Policy
register "policies.passive" = "{ register "policies.passive" = "{
[0] = DPTF_PASSIVE(CPU, CPU, 95, 5000), [0] = DPTF_PASSIVE(CPU, CPU, 95, 5000),
[1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 75, 5000), [1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 75, 5000),
[2] = DPTF_PASSIVE(CHARGER, TEMP_SENSOR_1, 75, 5000), [2] = DPTF_PASSIVE(CPU, TEMP_SENSOR_1, 75, 5000),
[3] = DPTF_PASSIVE(CPU, TEMP_SENSOR_2, 75, 5000), [3] = DPTF_PASSIVE(CPU, TEMP_SENSOR_2, 75, 5000),
[4] = DPTF_PASSIVE(CHARGER, TEMP_SENSOR_3, 75, 5000),
}" }"
## Critical Policy ## Critical Policy
register "policies.critical" = "{ register "policies.critical" = "{
[0] = DPTF_CRITICAL(CPU, 105, SHUTDOWN), [2] = DPTF_CRITICAL(TEMP_SENSOR_1, 100, SHUTDOWN),
[1] = DPTF_CRITICAL(TEMP_SENSOR_0, 85, SHUTDOWN), [3] = DPTF_CRITICAL(TEMP_SENSOR_2, 80, SHUTDOWN),
[2] = DPTF_CRITICAL(TEMP_SENSOR_1, 85, SHUTDOWN),
[3] = DPTF_CRITICAL(TEMP_SENSOR_2, 85, SHUTDOWN),
}" }"
register "controls.power_limits" = "{ register "controls.power_limits" = "{
.pl1 = { .pl1 = {
.min_power = 3000, .min_power = 6000,
.max_power = 6000, .max_power = 15000,
.time_window_min = 28 * MSECS_PER_SEC, .time_window_min = 28 * MSECS_PER_SEC,
.time_window_max = 32 * MSECS_PER_SEC, .time_window_max = 32 * MSECS_PER_SEC,
.granularity = 200 .granularity = 200
@ -172,7 +172,7 @@ chip soc/intel/alderlake
## Charger Performance Control (Control, mA) ## Charger Performance Control (Control, mA)
register "controls.charger_perf" = "{ register "controls.charger_perf" = "{
[0] = { 255, 1700 }, [0] = { 255, 3000 },
[1] = { 24, 1500 }, [1] = { 24, 1500 },
[2] = { 16, 1000 }, [2] = { 16, 1000 },
[3] = { 8, 500 } [3] = { 8, 500 }