GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

glados: Disable unused USB ports 

Enable only the USB ports that are connected on-board or to an
external port, all others will be disabled.

BUG=chrome-os-partner:44662
BRANCH=none
TEST=build and boot on glados, ensure expected USB ports still work

Change-Id: I8c999e3b17478effc39cf078f8420f63413d091b
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: b86268c70f86991f8c2cdd6763f8efe2ce7f9163
Original-Change-Id: I2fce2c401d07639892c4a0c01527173d3f0b2557
Original-Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/296035
Original-Commit-Ready: Aaron Durbin <adurbin@chromium.org>
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/11548
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Duncan Laurie 2015-08-28 17:22:04 -07:00 committed by Patrick Georgi
parent 3745c65c83
commit 5c44d2e23e
1 changed files with 12 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/mainboard/google/glados/devicetree.cb
View File

@ -20,6 +20,18 @@ chip soc/intel/skylake
[PchSerialIoIndexUart2] = PchSerialIoPci, \
}"
register "PortUsb20Enable[0]" = "1" /* Type-C Port 1 */
register "PortUsb20Enable[1]" = "1" /* Type-C Port 2 */
register "PortUsb20Enable[2]" = "1" /* Bluetooth */
register "PortUsb20Enable[4]" = "1" /* Type-A Port 1 */
register "PortUsb20Enable[6]" = "1" /* Camera */
register "PortUsb20Enable[8]" = "1" /* Type-A Port 2 */
register "PortUsb30Enable[0]" = "1" /* Type-C Port 1 */
register "PortUsb30Enable[1]" = "1" /* Type-C Port 2 */
register "PortUsb30Enable[2]" = "1" /* Type-A Port 1 */
register "PortUsb30Enable[3]" = "1" /* Type-A Port 2 */
# Enable Root port 1 and 5.
register "PcieRpEnable[0]" = "1"
register "PcieRpEnable[4]" = "1"