src/mb/asus/p5qc: Fix some mistakes
There are some small mistakes in these recently-added mainboards: - board_info.txt: Lists board socket incorrectly. - cmos.default: Loglevel was decreased some time ago. - devicetree.cb: Spelling mistake. - Kconfig: Mainboard name does not have a hyphen. Change-Id: I08d9b06e79683acd3994b84647bce401ed6741e2 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/29446 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
parent
42adb29853
commit
5c568e00a5
|
@ -42,7 +42,7 @@ config VARIANT_DIR
|
|||
config MAINBOARD_PART_NUMBER
|
||||
string
|
||||
default "P5QC" if BOARD_ASUS_P5QC
|
||||
default "P5Q-PRO" if BOARD_ASUS_P5Q_PRO
|
||||
default "P5Q PRO" if BOARD_ASUS_P5Q_PRO
|
||||
|
||||
config DEVICETREE
|
||||
string
|
||||
|
|
|
@ -1,6 +1,6 @@
|
|||
Category: desktop
|
||||
Board URL: https://www.asus.com/Motherboards/P5QC/
|
||||
ROM package: SOP-8
|
||||
ROM package: DIP-8
|
||||
ROM protocol: SPI
|
||||
ROM socketed: y
|
||||
Flashrom support: y
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
boot_option=Fallback
|
||||
debug_level=Spew
|
||||
debug_level=Debug
|
||||
power_on_after_fail=Disable
|
||||
nmi=Enable
|
||||
sata_mode=AHCI
|
||||
|
|
|
@ -85,15 +85,15 @@ chip northbridge/intel/x4x # Northbridge
|
|||
irq 0x72 = 12
|
||||
end
|
||||
device pnp 2e.106 off end # SPI1
|
||||
device pnp 2e.107 off end # GIPO6
|
||||
device pnp 2e.207 off end # GIPO7
|
||||
device pnp 2e.307 on # GIPO8
|
||||
device pnp 2e.107 off end # GPIO6
|
||||
device pnp 2e.207 off end # GPIO7
|
||||
device pnp 2e.307 on # GPIO8
|
||||
irq 0xe4 = 0xfb
|
||||
irq 0xe5 = 0x82
|
||||
end
|
||||
device pnp 2e.407 off end # GIPO9
|
||||
device pnp 2e.407 off end # GPIO9
|
||||
device pnp 2e.8 off end # WDT
|
||||
device pnp 2e.108 off end # GPIO 1
|
||||
device pnp 2e.108 off end # GPIO1
|
||||
device pnp 2e.9 off end # GPIO2
|
||||
device pnp 2e.109 on end # GPIO3
|
||||
device pnp 2e.209 on # GPIO4
|
||||
|
|
|
@ -82,15 +82,15 @@ chip northbridge/intel/x4x # Northbridge
|
|||
irq 0x72 = 12
|
||||
end
|
||||
device pnp 2e.106 off end # SPI1
|
||||
device pnp 2e.107 off end # GIPO6
|
||||
device pnp 2e.207 off end # GIPO7
|
||||
device pnp 2e.307 on # GIPO8
|
||||
device pnp 2e.107 off end # GPIO6
|
||||
device pnp 2e.207 off end # GPIO7
|
||||
device pnp 2e.307 on # GPIO8
|
||||
irq 0xe4 = 0xfb
|
||||
irq 0xe5 = 0x02
|
||||
end
|
||||
device pnp 2e.407 off end # GIPO9
|
||||
device pnp 2e.407 off end # GPIO9
|
||||
device pnp 2e.8 off end # WDT
|
||||
device pnp 2e.108 off end # GPIO 1
|
||||
device pnp 2e.108 off end # GPIO1
|
||||
device pnp 2e.9 off end # GPIO2
|
||||
device pnp 2e.109 on end # GPIO3
|
||||
device pnp 2e.209 on # GPIO4
|
||||
|
|
Loading…
Reference in New Issue