GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- TOM2 is filled in by the dynamic ACPI code. Don't hardcode it in the 

DSDT and use the dynamic TOM2 variable instead.
- The DSDT needs to be revision 2 or above to handle 64 bit variables.
  This will require a recent (not older than 2007) iasl (ACPI compiler).
- Fix an incorrect comment.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4010 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Carl-Daniel Hailfinger 2009-03-17 01:47:25 +00:00
parent 4d01bd5809
commit 5d6645ae44
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/amd/dbm690t/acpi/dsdt.asl
View File

@ -21,7 +21,7 @@
DefinitionBlock ( DefinitionBlock (
"DSDT.AML", /* Output filename */ "DSDT.AML", /* Output filename */
"DSDT", /* Signature */ "DSDT", /* Signature */
0x01, /* DSDT Revision */ 0x02, /* DSDT Revision, needs to be 2 for 64bit */
"AMD ", /* OEMID */ "AMD ", /* OEMID */
"DBM690T ", /* TABLE ID */ "DBM690T ", /* TABLE ID */
0x00010001 /* OEM Revision */ 0x00010001 /* OEM Revision */
@ -32,7 +32,6 @@ DefinitionBlock (
/* Data to be patched by the BIOS during POST */ /* Data to be patched by the BIOS during POST */
/* FIXME the patching is not done yet! */ /* FIXME the patching is not done yet! */
/* Memory related values */ /* Memory related values */
Name(TOM2, 0x0) /* Top of RAM memory above 4GB (>> 16) */
Name(LOMH, 0x0) /* Start of unused memory in C0000-E0000 range */ Name(LOMH, 0x0) /* Start of unused memory in C0000-E0000 range */
Name(PBAD, 0x0) /* Address of BIOS area (If TOM2 != 0, Addr >> 16) */ Name(PBAD, 0x0) /* Address of BIOS area (If TOM2 != 0, Addr >> 16) */
Name(PBLN, 0x0) /* Length of BIOS area */ Name(PBLN, 0x0) /* Length of BIOS area */
@ -1130,6 +1129,7 @@ DefinitionBlock (
/* Note: Only need HID on Primary Bus */ /* Note: Only need HID on Primary Bus */
Device(PCI0) { Device(PCI0) {
External (TOM1) External (TOM1)
External (TOM2)
Name(_HID, EISAID("PNP0A03")) Name(_HID, EISAID("PNP0A03"))
Name(_ADR, 0x00180000) /* Dev# = BSP Dev#, Func# = 0 */ Name(_ADR, 0x00180000) /* Dev# = BSP Dev#, Func# = 0 */
Method(_BBN, 0) { /* Bus number = 0 */ Method(_BBN, 0) { /* Bus number = 0 */
@ -1476,7 +1476,7 @@ DefinitionBlock (
0x0000, /* range minimum */ 0x0000, /* range minimum */
0x0CF7, /* range maximum */ 0x0CF7, /* range maximum */
0x0000, /* translation */ 0x0000, /* translation */
0x0CF8 /* Resource source index */ 0x0CF8 /* length */
) )
WORDIO(ResourceProducer, MinFixed, MaxFixed, PosDecode, EntireRange, WORDIO(ResourceProducer, MinFixed, MaxFixed, PosDecode, EntireRange,

6
src/mainboard/amd/pistachio/acpi/dsdt.asl
View File

@ -21,7 +21,7 @@
DefinitionBlock ( DefinitionBlock (
"DSDT.AML", /* Output filename */ "DSDT.AML", /* Output filename */
"DSDT", /* Signature */ "DSDT", /* Signature */
0x01, /* DSDT Revision */ 0x02, /* DSDT Revision, needs to be 2 for 64bit */
"AMD ", /* OEMID */ "AMD ", /* OEMID */
"PISTACHI", /* TABLE ID */ "PISTACHI", /* TABLE ID */
0x00010001 /* OEM Revision */ 0x00010001 /* OEM Revision */
@ -32,7 +32,6 @@ DefinitionBlock (
/* Data to be patched by the BIOS during POST */ /* Data to be patched by the BIOS during POST */
/* FIXME the patching is not done yet! */ /* FIXME the patching is not done yet! */
/* Memory related values */ /* Memory related values */
Name(TOM2, 0x0) /* Top of RAM memory above 4GB (>> 16) */
Name(LOMH, 0x0) /* Start of unused memory in C0000-E0000 range */ Name(LOMH, 0x0) /* Start of unused memory in C0000-E0000 range */
Name(PBAD, 0x0) /* Address of BIOS area (If TOM2 != 0, Addr >> 16) */ Name(PBAD, 0x0) /* Address of BIOS area (If TOM2 != 0, Addr >> 16) */
Name(PBLN, 0x0) /* Length of BIOS area */ Name(PBLN, 0x0) /* Length of BIOS area */
@ -1129,6 +1128,7 @@ DefinitionBlock (
/* Note: Only need HID on Primary Bus */ /* Note: Only need HID on Primary Bus */
Device(PCI0) { Device(PCI0) {
External (TOM1) External (TOM1)
External (TOM2)
Name(_HID, EISAID("PNP0A03")) Name(_HID, EISAID("PNP0A03"))
Name(_ADR, 0x00180000) /* Dev# = BSP Dev#, Func# = 0 */ Name(_ADR, 0x00180000) /* Dev# = BSP Dev#, Func# = 0 */
Method(_BBN, 0) { /* Bus number = 0 */ Method(_BBN, 0) { /* Bus number = 0 */
@ -1399,7 +1399,7 @@ DefinitionBlock (
0x0000, /* range minimum */ 0x0000, /* range minimum */
0x0CF7, /* range maximum */ 0x0CF7, /* range maximum */
0x0000, /* translation */ 0x0000, /* translation */
0x0CF8 /* Resource source index */ 0x0CF8 /* length */
) )
WORDIO(ResourceProducer, MinFixed, MaxFixed, PosDecode, EntireRange, WORDIO(ResourceProducer, MinFixed, MaxFixed, PosDecode, EntireRange,