GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/gigabyte/ga-b75m-d3h: enable superspeed ports for all variants 

Unlike other Panther Point boards, the ga-b75m-d3h lacks definitions
to wire SuperSpeed-capable ports to XHCI in its devicetree, causing
these ports being wired to the second EHCI, and only working as USB
2.0 ports. The missing register definitions are added to fix that.

Tested on my ga-b75-d3v board.

Change-Id: Ida4de26f1a493ead83065b1ab27c0c684a074513
Signed-off-by: Bill XIE <persmule@hardenedlinux.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/37912
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Bill XIE 2019-12-23 13:53:56 +08:00 committed by Patrick Georgi
parent e69798b5ae
commit 5dd4bf3644
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb
View File

@ -38,6 +38,9 @@ chip northbridge/intel/sandybridge
register "sata_port_map" = "0x3f" register "sata_port_map" = "0x3f"
register "sata_interface_speed_support" = "0x3" register "sata_interface_speed_support" = "0x3"
register "xhci_switchable_ports" = "0xf"
register "superspeed_capable_ports" = "0xf"
register "pcie_port_coalesce" = "0" register "pcie_port_coalesce" = "0"
register "docking_supported" = "0" register "docking_supported" = "0"
register "c2_latency" = "0x0065" register "c2_latency" = "0x0065"