Drop some useless "../../../" in #includes (trivial).

Build-tested using abuild.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5844 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Uwe Hermann 2010-09-25 16:17:20 +00:00
parent f14c9194ff
commit 5df4168db8
61 changed files with 65 additions and 65 deletions

View File

@ -21,7 +21,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 10 #define PIRQA 10

View File

@ -25,7 +25,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb600/sb600.h" #include "southbridge/amd/sb600/sb600.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -25,7 +25,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -21,7 +21,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 11 #define PIRQA 11

View File

@ -25,7 +25,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb600/sb600.h" #include "southbridge/amd/sb600/sb600.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -16,7 +16,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include "mb_sysconf.h" #include "mb_sysconf.h"

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -21,7 +21,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 10 #define PIRQA 10

View File

@ -25,7 +25,7 @@
#include <arch/io.h> #include <arch/io.h>
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/lxdef.h> #include <cpu/amd/lxdef.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
#include "chip.h" #include "chip.h"
static void init_gpio(void) static void init_gpio(void)

View File

@ -25,7 +25,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -28,8 +28,8 @@
#include <arch/smp/mpspec.h> #include <arch/smp/mpspec.h>
#include <device/device.h> #include <device/device.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include "../../../southbridge/via/vt8237r/vt8237r.h" #include "southbridge/via/vt8237r/vt8237r.h"
#include "../../../southbridge/via/k8t890/k8t890.h" #include "southbridge/via/k8t890/k8t890.h"
extern const unsigned char AmlCode[]; extern const unsigned char AmlCode[];

View File

@ -20,8 +20,8 @@
#include <string.h> #include <string.h>
#include <stdint.h> #include <stdint.h>
#include <arch/smp/mpspec.h> #include <arch/smp/mpspec.h>
#include "../../../southbridge/via/vt8237r/vt8237r.h" #include "southbridge/via/vt8237r/vt8237r.h"
#include "../../../southbridge/via/k8t890/k8t890.h" #include "southbridge/via/k8t890/k8t890.h"
static void *smp_write_config_table(void *v) static void *smp_write_config_table(void *v)
{ {

View File

@ -28,9 +28,9 @@
#include <arch/smp/mpspec.h> #include <arch/smp/mpspec.h>
#include <device/device.h> #include <device/device.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include "../../../southbridge/via/vt8237r/vt8237r.h" #include "southbridge/via/vt8237r/vt8237r.h"
#include "../../../southbridge/via/k8t890/k8t890.h" #include "southbridge/via/k8t890/k8t890.h"
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>
extern const unsigned char AmlCode[]; extern const unsigned char AmlCode[];

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -21,7 +21,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 11 #define PIRQA 11

View File

@ -32,7 +32,7 @@
extern unsigned char AmlCode[]; extern unsigned char AmlCode[];
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
static void acpi_create_gnvs(global_nvs_t *gnvs) static void acpi_create_gnvs(global_nvs_t *gnvs)
{ {

View File

@ -29,7 +29,7 @@
#include <arch/smp/mpspec.h> #include <arch/smp/mpspec.h>
#include <device/device.h> #include <device/device.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>
#include <device/pci.h> #include <device/pci.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -34,7 +34,7 @@ extern const unsigned char AmlCode[];
unsigned long acpi_create_slic(unsigned long current); unsigned long acpi_create_slic(unsigned long current);
#endif #endif
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
static void acpi_create_gnvs(global_nvs_t *gnvs) static void acpi_create_gnvs(global_nvs_t *gnvs)
{ {
memset((void *)gnvs, 0, sizeof(*gnvs)); memset((void *)gnvs, 0, sizeof(*gnvs));

View File

@ -21,7 +21,7 @@
#include <arch/romcc_io.h> #include <arch/romcc_io.h>
#include <console/console.h> #include <console/console.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
/* The southbridge SMI handler checks whether gnvs has a /* The southbridge SMI handler checks whether gnvs has a
* valid pointer before calling the trap handler * valid pointer before calling the trap handler

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -65,7 +65,7 @@ typedef struct acpi_oemb {
} __attribute__((packed)) acpi_oemb_t; } __attribute__((packed)) acpi_oemb_t;
#endif #endif
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
#if OLD_ACPI #if OLD_ACPI
static void acpi_create_oemb(acpi_oemb_t *oemb) static void acpi_create_oemb(acpi_oemb_t *oemb)

View File

@ -21,7 +21,7 @@
#include <arch/romcc_io.h> #include <arch/romcc_io.h>
#include <console/console.h> #include <console/console.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
/* The southbridge SMI handler checks whether gnvs has a /* The southbridge SMI handler checks whether gnvs has a
* valid pointer before calling the trap handler * valid pointer before calling the trap handler

View File

@ -16,7 +16,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include "mb_sysconf.h" #include "mb_sysconf.h"

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb700/sb700.h" #include "southbridge/amd/sb700/sb700.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -34,7 +34,7 @@ extern const unsigned char AmlCode[];
unsigned long acpi_create_slic(unsigned long current); unsigned long acpi_create_slic(unsigned long current);
#endif #endif
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
static void acpi_create_gnvs(global_nvs_t *gnvs) static void acpi_create_gnvs(global_nvs_t *gnvs)
{ {
memset((void *)gnvs, 0, sizeof(*gnvs)); memset((void *)gnvs, 0, sizeof(*gnvs));

View File

@ -21,7 +21,7 @@
#include <arch/romcc_io.h> #include <arch/romcc_io.h>
#include <console/console.h> #include <console/console.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
/* The southbridge SMI handler checks whether gnvs has a /* The southbridge SMI handler checks whether gnvs has a
* valid pointer before calling the trap handler * valid pointer before calling the trap handler

View File

@ -25,7 +25,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb600/sb600.h" #include "southbridge/amd/sb600/sb600.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -24,7 +24,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 10 #define PIRQA 10

View File

@ -24,7 +24,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 10 #define PIRQA 10

View File

@ -24,7 +24,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 10 #define PIRQA 10

View File

@ -24,7 +24,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 10 #define PIRQA 10

View File

@ -29,7 +29,7 @@
#include <arch/smp/mpspec.h> #include <arch/smp/mpspec.h>
#include <device/device.h> #include <device/device.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
//#include "../../../northbridge/amd/amdfam10/amdfam10_acpi.h" //#include "northbridge/amd/amdfam10/amdfam10_acpi.h"
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>
#include <device/pci.h> #include <device/pci.h>
#include <cpu/amd/amdfam10_sysconf.h> #include <cpu/amd/amdfam10_sysconf.h>

View File

@ -6,7 +6,7 @@
#include <arch/io.h> #include <arch/io.h>
#include <pc80/mc146818rtc.h> #include <pc80/mc146818rtc.h>
#include "chip.h" #include "chip.h"
#include "../southbridge/amd/cs5536/cs5536_smbus2.h" #include "southbridge/amd/cs5536/cs5536_smbus2.h"
#include <cpu/amd/vr.h> #include <cpu/amd/vr.h>
/* Borrowed from mc146818rtc.c */ /* Borrowed from mc146818rtc.c */

View File

@ -6,7 +6,7 @@
#include <arch/io.h> #include <arch/io.h>
#include <pc80/mc146818rtc.h> #include <pc80/mc146818rtc.h>
#include "chip.h" #include "chip.h"
#include "../southbridge/amd/cs5536/cs5536_smbus2.h" #include "southbridge/amd/cs5536/cs5536_smbus2.h"
/* Borrowed from mc146818rtc.c */ /* Borrowed from mc146818rtc.c */

View File

@ -20,7 +20,7 @@
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 11 #define PIRQA 11

View File

@ -20,7 +20,7 @@
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 11 #define PIRQA 11

View File

@ -90,7 +90,7 @@ static void acpi_create_gnvs(global_nvs_t *gnvs)
} }
#endif #endif
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
static void acpi_create_gnvs(global_nvs_t *gnvs) static void acpi_create_gnvs(global_nvs_t *gnvs)
{ {
memset((void *)gnvs, 0, sizeof(*gnvs)); memset((void *)gnvs, 0, sizeof(*gnvs));

View File

@ -23,7 +23,7 @@
#include <arch/romcc_io.h> #include <arch/romcc_io.h>
#include <console/console.h> #include <console/console.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include "../../../southbridge/intel/i82801gx/i82801gx_nvs.h" #include "southbridge/intel/i82801gx/i82801gx_nvs.h"
/* The southbridge SMI handler checks whether gnvs has a /* The southbridge SMI handler checks whether gnvs has a
* valid pointer before calling the trap handler * valid pointer before calling the trap handler

View File

@ -25,7 +25,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb600/sb600.h" #include "southbridge/amd/sb600/sb600.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -29,7 +29,7 @@
#include <arch/io.h> #include <arch/io.h>
#include <device/pci.h> #include <device/pci.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include "../../../southbridge/amd/sb600/sb600.h" #include "southbridge/amd/sb600/sb600.h"
#include <delay.h> #include <delay.h>
#endif /* __PRE_RAM__ */ #endif /* __PRE_RAM__ */

View File

@ -25,7 +25,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>

View File

@ -26,7 +26,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/io.h> #include <arch/io.h>
#include <device/device.h> #include <device/device.h>
#include "../../../southbridge/amd/sb600/sb600.h" #include "southbridge/amd/sb600/sb600.h"
/*extern*/ u16 pm_base = 0x800; /*extern*/ u16 pm_base = 0x800;
/* pm_base should be set in sb acpi */ /* pm_base should be set in sb acpi */

View File

@ -21,7 +21,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 11 #define PIRQA 11

View File

@ -17,7 +17,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>
extern const unsigned char AmlCode[]; extern const unsigned char AmlCode[];

View File

@ -17,7 +17,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>
extern const unsigned char AmlCode[]; extern const unsigned char AmlCode[];

View File

@ -17,7 +17,7 @@
#include <cpu/x86/msr.h> #include <cpu/x86/msr.h>
#include <cpu/amd/mtrr.h> #include <cpu/amd/mtrr.h>
#include <cpu/amd/amdk8_sysconf.h> #include <cpu/amd/amdk8_sysconf.h>
#include "../../../northbridge/amd/amdk8/amdk8_acpi.h" #include "northbridge/amd/amdk8/amdk8_acpi.h"
#include <cpu/amd/model_fxx_powernow.h> #include <cpu/amd/model_fxx_powernow.h>
extern const unsigned char AmlCode[]; extern const unsigned char AmlCode[];

View File

@ -33,7 +33,7 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <device/device.h> #include <device/device.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include "../../../northbridge/via/vx800/vx800.h" #include "northbridge/via/vx800/vx800.h"
extern const unsigned char AmlCode_dsdt[]; extern const unsigned char AmlCode_dsdt[];
extern const unsigned char AmlCode_ssdt[]; extern const unsigned char AmlCode_ssdt[];

View File

@ -21,7 +21,7 @@
#include <string.h> #include <string.h>
#include <arch/acpi.h> #include <arch/acpi.h>
#include "../../../northbridge/via/vx800/vx800.h" #include "northbridge/via/vx800/vx800.h"
void acpi_create_fadt(acpi_fadt_t *fadt, acpi_facs_t *facs, void *dsdt) void acpi_create_fadt(acpi_fadt_t *fadt, acpi_facs_t *facs, void *dsdt)
{ {

View File

@ -33,7 +33,7 @@
#include <device/device.h> #include <device/device.h>
#include <device/pci.h> #include <device/pci.h>
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include "../../../southbridge/via/vt8237r/vt8237r.h" #include "southbridge/via/vt8237r/vt8237r.h"
extern const unsigned char AmlCode[]; extern const unsigned char AmlCode[];

View File

@ -25,7 +25,7 @@
#include <string.h> #include <string.h>
#include <arch/acpi.h> #include <arch/acpi.h>
#include "../../../southbridge/via/vt8237r/vt8237r.h" #include "southbridge/via/vt8237r/vt8237r.h"
void acpi_create_fadt(acpi_fadt_t *fadt,acpi_facs_t *facs,void *dsdt){ void acpi_create_fadt(acpi_fadt_t *fadt,acpi_facs_t *facs,void *dsdt){
acpi_header_t *header=&(fadt->header); acpi_header_t *header=&(fadt->header);

View File

@ -27,7 +27,7 @@
#include <device/pci.h> #include <device/pci.h>
#include <string.h> #include <string.h>
#include <stdint.h> #include <stdint.h>
#include "../../../southbridge/via/vt8237r/vt8237r.h" #include "southbridge/via/vt8237r/vt8237r.h"
static void *smp_write_config_table(void *v) static void *smp_write_config_table(void *v)
{ {

View File

@ -22,7 +22,7 @@
#include <console/console.h> #include <console/console.h>
#include <arch/io.h> #include <arch/io.h>
#include <arch/pirq_routing.h> #include <arch/pirq_routing.h>
#include "../../../southbridge/amd/cs5536/cs5536.h" #include "southbridge/amd/cs5536/cs5536.h"
/* Platform IRQs */ /* Platform IRQs */
#define PIRQA 11 #define PIRQA 11