GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/intel/wtm2: Prepare devicetree for PCH split 

Tested with BUILD_TIMELESS=1, coreboot.rom remains identical.

Change-Id: I75d6594f9576c96a585526c652a070cb9616dbe9
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/46704
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Angel Pons 2020-10-23 20:40:46 +02:00
parent f2a295a5b6
commit 5e60637ef6
1 changed files with 40 additions and 37 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

77
src/mainboard/intel/wtm2/devicetree.cb
View File

@ -9,15 +9,6 @@ chip soc/intel/broadwell
# Enable DVI Hotplug with 6ms pulse # Enable DVI Hotplug with 6ms pulse
register "gpu_dp_b_hotplug" = "0x06" register "gpu_dp_b_hotplug" = "0x06"
register "alt_gp_smi_en" = "0x0000"
register "gpe0_en_1" = "0x00000400"
register "gpe0_en_2" = "0x00000000"
register "gpe0_en_3" = "0x00000000"
register "gpe0_en_4" = "0x00000000"
register "sata_port_map" = "0x2"
register "sio_acpi_mode" = "1"
device cpu_cluster 0 on device cpu_cluster 0 on
device lapic 0 on end device lapic 0 on end
end end
@ -25,33 +16,45 @@ chip soc/intel/broadwell
device pci 00.0 on end # host bridge device pci 00.0 on end # host bridge
device pci 02.0 on end # vga controller device pci 02.0 on end # vga controller
device pci 03.0 on end # mini-hd audio device pci 03.0 on end # mini-hd audio
device pci 13.0 off end # Smart Sound Audio DSP
device pci 14.0 on end # USB3 XHCI # chip soc/intel/broadwell/pch
device pci 15.0 on end # Serial I/O DMA register "alt_gp_smi_en" = "0x0000"
device pci 15.1 on end # I2C0 register "gpe0_en_1" = "0x00000400"
device pci 15.2 on end # I2C1 register "gpe0_en_2" = "0x00000000"
device pci 15.3 off end # GSPI0 register "gpe0_en_3" = "0x00000000"
device pci 15.4 off end # GSPI1 register "gpe0_en_4" = "0x00000000"
device pci 15.5 off end # UART0
device pci 15.6 off end # UART1 register "sata_port_map" = "0x2"
device pci 16.0 on end # Management Engine Interface 1 register "sio_acpi_mode" = "1"
device pci 16.1 off end # Management Engine Interface 2
device pci 16.2 off end # Management Engine IDE-R device pci 13.0 off end # Smart Sound Audio DSP
device pci 16.3 off end # Management Engine KT device pci 14.0 on end # USB3 XHCI
device pci 17.0 off end # SDIO device pci 15.0 on end # Serial I/O DMA
device pci 19.0 off end # GbE device pci 15.1 on end # I2C0
device pci 1b.0 on end # High Definition Audio device pci 15.2 on end # I2C1
device pci 1c.0 on end # PCIe Port #1 device pci 15.3 off end # GSPI0
device pci 1c.1 on end # PCIe Port #2 device pci 15.4 off end # GSPI1
device pci 1c.2 on end # PCIe Port #3 device pci 15.5 off end # UART0
device pci 1c.3 on end # PCIe Port #4 device pci 15.6 off end # UART1
device pci 1c.4 on end # PCIe Port #5 device pci 16.0 on end # Management Engine Interface 1
device pci 1c.5 on end # PCIe Port #6 device pci 16.1 off end # Management Engine Interface 2
device pci 1d.0 off end # USB2 EHCI device pci 16.2 off end # Management Engine IDE-R
device pci 1e.0 off end # PCI bridge device pci 16.3 off end # Management Engine KT
device pci 1f.0 on end # LPC bridge device pci 17.0 off end # SDIO
device pci 1f.2 on end # SATA Controller device pci 19.0 off end # GbE
device pci 1f.3 on end # SMBus device pci 1b.0 on end # High Definition Audio
device pci 1f.6 on end # Thermal device pci 1c.0 on end # PCIe Port #1
device pci 1c.1 on end # PCIe Port #2
device pci 1c.2 on end # PCIe Port #3
device pci 1c.3 on end # PCIe Port #4
device pci 1c.4 on end # PCIe Port #5
device pci 1c.5 on end # PCIe Port #6
device pci 1d.0 off end # USB2 EHCI
device pci 1e.0 off end # PCI bridge
device pci 1f.0 on end # LPC bridge
device pci 1f.2 on end # SATA Controller
device pci 1f.3 on end # SMBus
device pci 1f.6 on end # Thermal
# end
end end
end end