mainboard/intel/galileo: Split out enabling FSP1_1
Split out enabling FSP 1.1 support to prepare for enabling FSP 2.0 support. TEST=Build and run on Galileo Gen2. Change-Id: Ic4e814bcf61f9480f98e2d7bc7a1648dec43a07d Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/15001 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
6b24dfce74
commit
5e808cb811
|
@ -19,8 +19,8 @@ config BOARD_SPECIFIC_OPTIONS
|
|||
def_bool y
|
||||
select BOARD_ROMSIZE_KB_8192
|
||||
select HAVE_ACPI_TABLES
|
||||
select PLATFORM_USES_FSP1_1
|
||||
select SOC_INTEL_QUARK
|
||||
select USE_FSP1_1
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
|
@ -43,4 +43,9 @@ config GALILEO_GEN2
|
|||
runtime. Select which generation of the Galileo that coreboot
|
||||
should initialize.
|
||||
|
||||
config USE_FSP1_1
|
||||
bool
|
||||
default n
|
||||
select PLATFORM_USES_FSP1_1
|
||||
|
||||
endif # BOARD_INTEL_QUARK
|
||||
|
|
|
@ -13,7 +13,9 @@
|
|||
## GNU General Public License for more details.
|
||||
##
|
||||
|
||||
ifeq ($(CONFIG_PLATFORM_USES_FSP1_1),y)
|
||||
CPPFLAGS_common += -I$(src)/vendorcode/intel/fsp/fsp1_1/quark
|
||||
endif
|
||||
|
||||
romstage-y += gpio.c
|
||||
|
||||
|
|
Loading…
Reference in New Issue