mb/starlabs/lite/{glk/glkr}: Disable Sata Port 1
Disable Sata Port 1 as it is not used. Signed-off-by: Sean Rhodes <sean@starlabs.systems> Change-Id: I93ecdaba5d1ce96ddcf3695edd7fb109054743e9 Reviewed-on: https://review.coreboot.org/c/coreboot/+/64534 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
This commit is contained in:
parent
664f0c51e7
commit
600856dec2
|
@ -80,7 +80,6 @@ chip soc/intel/apollolake
|
||||||
device pci 11.0 off end # ISH
|
device pci 11.0 off end # ISH
|
||||||
device pci 12.0 on # SATA
|
device pci 12.0 on # SATA
|
||||||
register "SataPortsEnable[0]" = "1"
|
register "SataPortsEnable[0]" = "1"
|
||||||
register "SataPortsEnable[1]" = "1"
|
|
||||||
end
|
end
|
||||||
device pci 13.0 off end # PCIe-A 0 Slot 1
|
device pci 13.0 off end # PCIe-A 0 Slot 1
|
||||||
device pci 13.1 off end # PCIe-A 1
|
device pci 13.1 off end # PCIe-A 1
|
||||||
|
|
|
@ -80,7 +80,6 @@ chip soc/intel/apollolake
|
||||||
device pci 11.0 off end # ISH
|
device pci 11.0 off end # ISH
|
||||||
device pci 12.0 on # SATA
|
device pci 12.0 on # SATA
|
||||||
register "SataPortsEnable[0]" = "1"
|
register "SataPortsEnable[0]" = "1"
|
||||||
register "SataPortsEnable[1]" = "1"
|
|
||||||
end
|
end
|
||||||
device pci 13.0 off end # PCIe-A 0 Slot 1
|
device pci 13.0 off end # PCIe-A 0 Slot 1
|
||||||
device pci 13.1 off end # PCIe-A 1
|
device pci 13.1 off end # PCIe-A 1
|
||||||
|
|
Loading…
Reference in New Issue