GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

util/superiotool: Add ITE8528 

Add ITE8528 which can be found on the wedge100s.
Most registers are dumped from hardware.

No datasheet is publicy available.

Change-Id: I24b12c0032157a4959336f8b51dadbe7b2e09d66
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Reviewed-on: https://review.coreboot.org/c/30801
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Patrick Rudolph 2019-01-09 16:42:07 +01:00 committed by Patrick Rudolph
parent e77d6dc852
commit 6085d39bdb
2 changed files with 57 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

56
util/superiotool/ite.c
View File

@ -273,6 +273,62 @@ static const struct superio_registers reg_table[] = {
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT}, {0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x6a,0x00,0x6e,0x01,0x01,EOT}}, {0x00,0x00,0x6a,0x00,0x6e,0x01,0x01,EOT}},
{EOT}}}, {EOT}}},
{0x8528, "IT8528", {
{NOLDN, NULL,
{0x24,0x25,0x26,0x27,0x28,0x29,
0x2A,0x2B,0x2C,0x2D,0x2E,EOT},
{0x00,0x00,0x00,0x00,0x00,0x00,
0x00,0x00,0x01,0x00,0x00,EOT}},
{NOLDN, "Chip ID",
{0x20,0x21, EOT},
{0x85,0x28, EOT}},
{NOLDN, "Chip Version",
{0x22,EOT},
{0x0a,EOT}},
{NOLDN, "Super I/O Control Register (SIOCTRL)",
{0x23,EOT},
{0x01,EOT}},
{0x01, "UART1",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x03,0xf8,0x00,0x00,0x04,0x02,EOT}},
{0x02, "UART2",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x02,0xf8,0x00,0x00,0x03,0x02,EOT}},
{0x04, "System Wake-Up (SWUC)",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x00,0x00,0x00,0x00,0x01,EOT}},
{0x05, "Mouse",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x00,0x00,0x00,0x0C,0x01,EOT}},
{0x06, "Keyboard",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x60,0x00,0x64,0x01,0x01,EOT}},
{0x0f, "Shared Memory/Flash Interface (SMFI)",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,
0xf4,0xf5,EOT},
{0x00,0x00,0x00,0x00,0x00,0x00,0x00,
NANA,NANA,EOT}},
{0x10, "BRAM / Real Time Clock (RTC)",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,
0xf1,0xf2,0xf3,0xf4,0xf5,EOT},
{0x00,0x00,0x70,0x00,0x72,0x08,0x01,
NANA,NANA,NANA,NANA,NANA,EOT}},
{0x11, "Power Channel 1",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x62,0x00,0x66,0x01,0x01,EOT}},
{0x12, "Power Channel 2",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x68,0x00,0x6c,0x01,0x01,EOT}},
{0x17, "Power Channel 3",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x6a,0x00,0x6e,0x01,0x01,EOT}},
{0x18, "Power Channel 4",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x74,0x00,0x78,0x01,0x01,EOT}},
{0x19, "Power Channel 5",
{0x30,0x60,0x61,0x62,0x63,0x70,0x71,EOT},
{0x00,0x00,0x7a,0x00,0x7c,0x01,0x01,EOT}},
{EOT}}},
{0x8623, "IT8623E", { {0x8623, "IT8623E", {
/* Defaults are not specified as no datasheet available */ /* Defaults are not specified as no datasheet available */
{NOLDN, NULL, {NOLDN, NULL,

2
util/superiotool/superiotool.h
View File

@ -241,7 +241,7 @@ static const struct {
{probe_idregs_fintek, {0x2e, 0x4e, EOT}}, {probe_idregs_fintek, {0x2e, 0x4e, EOT}},
{probe_idregs_fintek_alternative, {0x2e, 0x4e, EOT}}, {probe_idregs_fintek_alternative, {0x2e, 0x4e, EOT}},
/* Only use 0x370 for ITE, but 0x3f0 or 0x3bd would also be valid. */ /* Only use 0x370 for ITE, but 0x3f0 or 0x3bd would also be valid. */
{probe_idregs_ite, {0x20e, 0x25e, 0x2e, 0x4e, 0x370, EOT}}, {probe_idregs_ite, {0x20e, 0x25e, 0x2e, 0x4e, 0x370, 0x6e, EOT}},
{probe_idregs_nsc, {0x2e, 0x4e, 0x15c, 0x164e, EOT}}, {probe_idregs_nsc, {0x2e, 0x4e, 0x15c, 0x164e, EOT}},
/* I/O pairs on Nuvoton EC chips can be configured by firmware in /* I/O pairs on Nuvoton EC chips can be configured by firmware in
* addition to the following hardware strapping options. */ * addition to the following hardware strapping options. */