GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mainboard: Drop `SataMode` setting from Cannon Lake devicetrees 

All Coffee Lake mainboards use the default value for the setting
`SataMode`. Thus, drop it from their devicetree.

Change-Id: Ibb329eb8b752c2220bb25f14fb6ae92dd8a308d6
Signed-off-by: Felix Singer <felixsinger@posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59889
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Felix Singer 2021-12-05 07:33:39 +01:00
parent 178153dc45
commit 610b016caf
4 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/google/hatch/variants/akemi/variant.c
View File

@ -29,7 +29,6 @@ void variant_devtree_update(void)
return;
ssd_host->enabled = 0;
cfg->SataSalpSupport = 0;
cfg->SataMode = 0;
cfg->SataPortsEnable[1] = 0;
cfg->SataPortsDevSlp[1] = 0;
cfg->satapwroptimize = 0;

1
src/mainboard/google/hatch/variants/kindred/variant.c
View File

@ -30,7 +30,6 @@ void variant_devtree_update(void)
return;
ssd_host->enabled = 0;
cfg->SataSalpSupport = 0;
cfg->SataMode = 0;
cfg->SataPortsEnable[1] = 0;
cfg->SataPortsDevSlp[1] = 0;
cfg->satapwroptimize = 0;

1
src/mainboard/prodrive/hermes/devicetree.cb
View File

@ -1,7 +1,6 @@
chip soc/intel/cannonlake
# FSP configuration
register "SataMode" = "0" # AHCI
register "SataSalpSupport" = "0"
register "satapwroptimize" = "1"
register "SataPortsDevSlp[1]" = "1" # PCH_M2_SATA_DEVSLP1

1
src/mainboard/purism/librem_cnl/variants/librem_14/devicetree.cb
View File

@ -199,7 +199,6 @@ chip soc/intel/cannonlake
device pci 16.4 off end # Management Engine Interface 3
device pci 16.5 off end # Management Engine Interface 4
device pci 17.0 on # SATA
register "SataMode" = "SATA_AHCI"
register "satapwroptimize" = "1"
register "SataSalpSupport" = "1"
# Port 2 (M.2 / inner)