GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Convert the MSI MS-6178 board to CBFS. 

Also, enable HIGH_TABLES support for this board.

The HIGH_TABLES failed with:

  No matching ram area found for range:
    [0x00000000000f0000, 0x0000000000100000)
  Ram areas
    [0x0000000000000000, 0x0000000000001000) Reserved
    [0x0000000000001000, 0x00000000000a0000) RAM
    [0x0000000000100000, 0x000000000fff0000) RAM
    [0x000000000fff0000, 0x0000000010000000) Reserved
  SELFBOOT RETURNED!
  Boot failed.

The fix was to change northbridge.c as follows:

  - ram_resource(dev, idx++, 1024, tolmk - 1024);
  + ram_resource(dev, idx++, 768, tolmk - 768);

This is build-tested and tested on hardware by me. It boots fine,
for instace with SeaBIOS and the standard GRUB1 from my disk.

Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Myles Watson <mylesgw@gmail.com>



git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4365 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Uwe Hermann 2009-06-19 15:41:49 +00:00
parent 62cfe169fa
commit 6114311c8e
3 changed files with 8 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/mainboard/msi/ms6178/Options.lb
View File

@ -65,6 +65,7 @@ uses CONFIG_UDELAY_TSC
uses CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2 uses CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2
uses CONFIG_CONSOLE_VGA uses CONFIG_CONSOLE_VGA
uses CONFIG_PCI_ROM_RUN uses CONFIG_PCI_ROM_RUN
uses HAVE_HIGH_TABLES
default ROM_SIZE = 512 * 1024 default ROM_SIZE = 512 * 1024
default HAVE_FALLBACK_BOOT = 1 default HAVE_FALLBACK_BOOT = 1
@ -75,7 +76,7 @@ default IRQ_SLOT_COUNT = 0 # Override this in targets/*/Config.lb.
default MAINBOARD_VENDOR = "N/A" # Override this in targets/*/Config.lb. default MAINBOARD_VENDOR = "N/A" # Override this in targets/*/Config.lb.
default MAINBOARD_PART_NUMBER = "N/A" # Override this in targets/*/Config.lb. default MAINBOARD_PART_NUMBER = "N/A" # Override this in targets/*/Config.lb.
default ROM_IMAGE_SIZE = 64 * 1024 default ROM_IMAGE_SIZE = 64 * 1024
default FALLBACK_SIZE = 128 * 1024 default FALLBACK_SIZE = ROM_IMAGE_SIZE
default STACK_SIZE = 8 * 1024 default STACK_SIZE = 8 * 1024
default HEAP_SIZE = 16 * 1024 default HEAP_SIZE = 16 * 1024
default HAVE_OPTION_TABLE = 0 default HAVE_OPTION_TABLE = 0
@ -96,10 +97,6 @@ default CONFIG_UDELAY_TSC = 1
default CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2 = 1 default CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2 = 1
default CONFIG_CONSOLE_VGA = 1 default CONFIG_CONSOLE_VGA = 1
default CONFIG_PCI_ROM_RUN = 1 default CONFIG_PCI_ROM_RUN = 1
default CONFIG_CBFS = 1
# default HAVE_HIGH_TABLES = 1
# CBFS
#
#
default CONFIG_CBFS=0
end end

2
src/northbridge/intel/i82810/northbridge.c
View File

@ -170,7 +170,7 @@ static void pci_domain_set_resources(device_t dev)
/* Report the memory regions. */ /* Report the memory regions. */
idx = 10; idx = 10;
ram_resource(dev, idx++, 0, 640); ram_resource(dev, idx++, 0, 640);
ram_resource(dev, idx++, 1024, tolmk - 1024); ram_resource(dev, idx++, 768, tolmk - 768);
#if HAVE_HIGH_TABLES==1 #if HAVE_HIGH_TABLES==1
/* Leave some space for ACPI, PIRQ and MP tables */ /* Leave some space for ACPI, PIRQ and MP tables */

4
targets/msi/ms6178/Config.lb
View File

@ -22,7 +22,6 @@ target ms6178
mainboard msi/ms6178 mainboard msi/ms6178
option ROM_SIZE = 512 * 1024 option ROM_SIZE = 512 * 1024
# option ROM_SIZE = (512 * 1024) - (32 * 1024)
option MAINBOARD_VENDOR = "MSI" option MAINBOARD_VENDOR = "MSI"
option MAINBOARD_PART_NUMBER = "MS-6178" option MAINBOARD_PART_NUMBER = "MS-6178"
@ -48,3 +47,6 @@ romimage "fallback"
end end
buildrom ./coreboot.rom ROM_SIZE "normal" "fallback" buildrom ./coreboot.rom ROM_SIZE "normal" "fallback"
# pci_rom i810.vga vendor_id=0x8086 device_id=0x7120