arch/x86: Add common AMD ACPI hardware definitions
Match the corresonding Intel definitions for the ACPI register definitions. Change-Id: Ib804f4544d04fe08fefa493d75e0375de7cf9348 Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-on: https://review.coreboot.org/21883 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Marc Jones <marc@marcjonesconsulting.com>
This commit is contained in:
parent
77fee09509
commit
6139a5c6ad
|
@ -8,5 +8,11 @@ config ACPI_SATA_GENERATOR
|
|||
config ACPI_INTEL_HARDWARE_SLEEP_VALUES
|
||||
def_bool n
|
||||
help
|
||||
Provide common definitions for Intel hardware PM1_CNT regiser sleep
|
||||
Provide common definitions for Intel hardware PM1_CNT register sleep
|
||||
values.
|
||||
|
||||
config ACPI_AMD_HARDWARE_SLEEP_VALUES
|
||||
def_bool n
|
||||
help
|
||||
Provide common definitions for AMD hardware PM1_CNT register sleep
|
||||
values.
|
||||
|
|
|
@ -28,19 +28,28 @@
|
|||
|
||||
#define HIGH_MEMORY_SAVE (CONFIG_RAMTOP - CONFIG_RAMBASE)
|
||||
|
||||
#if IS_ENABLED(CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES)
|
||||
/*
|
||||
* The type and enable fields are common in ACPI, but the
|
||||
* values themselves are hardware implementation idefiend.
|
||||
* values themselves are hardware implementation defined.
|
||||
*/
|
||||
#define SLP_EN (1 << 13)
|
||||
#define SLP_TYP_SHIFT 10
|
||||
#define SLP_TYP (7 << SLP_TYP_SHIFT)
|
||||
#define SLP_TYP_S0 0
|
||||
#define SLP_TYP_S1 1
|
||||
#define SLP_TYP_S3 5
|
||||
#define SLP_TYP_S4 6
|
||||
#define SLP_TYP_S5 7
|
||||
#if IS_ENABLED(CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES)
|
||||
#define SLP_EN (1 << 13)
|
||||
#define SLP_TYP_SHIFT 10
|
||||
#define SLP_TYP (7 << SLP_TYP_SHIFT)
|
||||
#define SLP_TYP_S0 0
|
||||
#define SLP_TYP_S1 1
|
||||
#define SLP_TYP_S3 5
|
||||
#define SLP_TYP_S4 6
|
||||
#define SLP_TYP_S5 7
|
||||
#elif IS_ENABLED(CONFIG_ACPI_AMD_HARDWARE_SLEEP_VALUES)
|
||||
#define SLP_EN (1 << 13)
|
||||
#define SLP_TYP_SHIFT 10
|
||||
#define SLP_TYP (7 << SLP_TYP_SHIFT)
|
||||
#define SLP_TYP_S0 0
|
||||
#define SLP_TYP_S1 1
|
||||
#define SLP_TYP_S3 3
|
||||
#define SLP_TYP_S4 4
|
||||
#define SLP_TYP_S5 5
|
||||
#endif
|
||||
|
||||
#if !defined(__ASSEMBLER__) && !defined(__ACPI__) && !defined(__ROMCC__)
|
||||
|
@ -700,7 +709,8 @@ enum {
|
|||
ACPI_S5,
|
||||
};
|
||||
|
||||
#if IS_ENABLED(CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES)
|
||||
#if IS_ENABLED(CONFIG_ACPI_INTEL_HARDWARE_SLEEP_VALUES) \
|
||||
|| IS_ENABLED(CONFIG_ACPI_AMD_HARDWARE_SLEEP_VALUES)
|
||||
/* Given the provided PM1 control register return the ACPI sleep type. */
|
||||
static inline int acpi_sleep_from_pm1(uint32_t pm1_cnt)
|
||||
{
|
||||
|
|
Loading…
Reference in New Issue