amd/stoneyridge: Make gnvs ASL whitespace consistent

The globalnvs.asl file had become mixed with tabs and spaces to align
columns.  Use all tabs to align the comments.

BUG=b:BUG=b:77602074

Change-Id: Ife4cf86372a8e24e78b38cca0254dd9fa00dd6b0
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/28764
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Marshall Dawson 2018-09-27 08:12:38 -06:00 committed by Martin Roth
parent 6fe2937770
commit 61452a11e2
1 changed files with 13 additions and 13 deletions

View File

@ -28,19 +28,19 @@ Field (GNVS, ByteAcc, NoLock, Preserve)
{ {
/* Miscellaneous */ /* Miscellaneous */
Offset (0x00), Offset (0x00),
PCNT, 8, // 0x00 - Processor Count PCNT, 8, // 0x00 - Processor Count
PPCM, 8, // 0x01 - Max PPC State PPCM, 8, // 0x01 - Max PPC State
LIDS, 8, // 0x02 - LID State LIDS, 8, // 0x02 - LID State
PWRS, 8, // 0x03 - AC Power State PWRS, 8, // 0x03 - AC Power State
DPTE, 8, // 0x04 - Enable DPTF DPTE, 8, // 0x04 - Enable DPTF
CBMC, 32, // 0x05 - 0x08 - coreboot Memory Console CBMC, 32, // 0x05 - 0x08 - coreboot Memory Console
PM1I, 64, // 0x09 - 0x10 - System Wake Source - PM1 Index PM1I, 64, // 0x09 - 0x10 - System Wake Source - PM1 Index
GPEI, 64, // 0x11 - 0x18 - GPE Wake Source GPEI, 64, // 0x11 - 0x18 - GPE Wake Source
NHLA, 64, // 0x19 - 0x20 - NHLT Address NHLA, 64, // 0x19 - 0x20 - NHLT Address
NHLL, 32, // 0x21 - 0x24 - NHLT Length NHLL, 32, // 0x21 - 0x24 - NHLT Length
PRT0, 32, // 0x25 - 0x28 - PERST_0 Address PRT0, 32, // 0x25 - 0x28 - PERST_0 Address
SCDP, 8, // 0x29 - SD_CD GPIO portid SCDP, 8, // 0x29 - SD_CD GPIO portid
SCDO, 8, // 0x2A - GPIO pad offset relative to the community SCDO, 8, // 0x2A - GPIO pad offset relative to the community
TMPS, 8, // 0x2B - Temperature Sensor ID TMPS, 8, // 0x2B - Temperature Sensor ID
TLVL, 8, // 0x2C - Throttle Level Limit TLVL, 8, // 0x2C - Throttle Level Limit
FLVL, 8, // 0x2D - Current FAN Level FLVL, 8, // 0x2D - Current FAN Level