GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Remove unused ide0_enable and sata0_enable entries from SB7xx 

and SB600.

Signed-off-by: Rudolf Marek <r.marek@assembler.cz>
Acked-by: Stefan Reinauer <stepan@coresystems.de>


git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5781 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Rudolf Marek 2010-09-07 09:18:08 +00:00 committed by Patrick Georgi
parent 3e4daf1345
commit 625a0cb433
15 changed files with 0 additions and 39 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/amd/dbm690t/devicetree.cb
View File

@ -106,8 +106,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # ACI 0x4382 device pci 14.5 on end # ACI 0x4382
device pci 14.6 on end # MCI 0x438e device pci 14.6 on end # MCI 0x438e
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "hda_viddid" = "0x10ec0882" register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb600 end #southbridge/amd/sb600
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/amd/mahogany/devicetree.cb
View File

@ -106,10 +106,7 @@ chip northbridge/amd/amdk8/root_complex
end #LPC end #LPC
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # USB 2 device pci 14.5 on end # USB 2
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb700 end #southbridge/amd/sb700
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/amd/mahogany_fam10/devicetree.cb
View File

@ -97,10 +97,7 @@ chip northbridge/amd/amdfam10/root_complex
end #LPC end #LPC
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # USB 2 device pci 14.5 on end # USB 2
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb700 end #southbridge/amd/sb700
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/amd/pistachio/devicetree.cb
View File

@ -68,9 +68,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # ACI 0x4382 device pci 14.5 on end # ACI 0x4382
device pci 14.6 on end # MCI 0x438e device pci 14.6 on end # MCI 0x438e
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb600 end #southbridge/amd/sb600
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/amd/tilapia_fam10/devicetree.cb
View File

@ -98,10 +98,7 @@ chip northbridge/amd/amdfam10/root_complex
end #LPC end #LPC
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # USB 2 device pci 14.5 on end # USB 2
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb700 end #southbridge/amd/sb700
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/asrock/939a785gmh/devicetree.cb
View File

@ -116,10 +116,7 @@ chip northbridge/amd/amdk8/root_complex
end #LPC end #LPC
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # USB 2 device pci 14.5 on end # USB 2
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb700 end #southbridge/amd/sb700
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/gigabyte/ma785gmt/devicetree.cb
View File

@ -98,10 +98,7 @@ chip northbridge/amd/amdfam10/root_complex
end #LPC end #LPC
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # USB 2 device pci 14.5 on end # USB 2
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb700 end #southbridge/amd/sb700
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/gigabyte/ma78gm/devicetree.cb
View File

@ -97,10 +97,7 @@ chip northbridge/amd/amdfam10/root_complex
end #LPC end #LPC
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # USB 2 device pci 14.5 on end # USB 2
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb700 end #southbridge/amd/sb700
end # device pci 18.0 end # device pci 18.0

3
src/mainboard/jetway/pa78vm5/devicetree.cb
View File

@ -97,10 +97,7 @@ chip northbridge/amd/amdfam10/root_complex
end #LPC end #LPC
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # USB 2 device pci 14.5 on end # USB 2
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE
register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb700 end #southbridge/amd/sb700
end # device pci 18.0 end # device pci 18.0

2
src/mainboard/kontron/kt690/devicetree.cb
View File

@ -110,8 +110,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # ACI 0x4382 device pci 14.5 on end # ACI 0x4382
device pci 14.6 on end # MCI 0x438e device pci 14.6 on end # MCI 0x438e
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "hda_viddid" = "0x10ec0888" register "hda_viddid" = "0x10ec0888"
end #southbridge/amd/sb600 end #southbridge/amd/sb600
end # device pci 18.0 end # device pci 18.0

2
src/mainboard/technexion/tim5690/devicetree.cb
View File

@ -106,8 +106,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # ACI 0x4382 device pci 14.5 on end # ACI 0x4382
device pci 14.6 on end # MCI 0x438e device pci 14.6 on end # MCI 0x438e
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "hda_viddid" = "0x10ec0882" register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb600 end #southbridge/amd/sb600
end # device pci 18.0 end # device pci 18.0

2
src/mainboard/technexion/tim8690/devicetree.cb
View File

@ -106,8 +106,6 @@ chip northbridge/amd/amdk8/root_complex
device pci 14.4 on end # PCI 0x4384 device pci 14.4 on end # PCI 0x4384
device pci 14.5 on end # ACI 0x4382 device pci 14.5 on end # ACI 0x4382
device pci 14.6 on end # MCI 0x438e device pci 14.6 on end # MCI 0x438e
register "ide0_enable" = "1"
register "sata0_enable" = "1"
register "hda_viddid" = "0x10ec0882" register "hda_viddid" = "0x10ec0882"
end #southbridge/amd/sb600 end #southbridge/amd/sb600
end # device pci 18.0 end # device pci 18.0

2
src/southbridge/amd/sb600/chip.h
View File

@ -22,8 +22,6 @@
struct southbridge_amd_sb600_config struct southbridge_amd_sb600_config
{ {
u32 ide0_enable : 1;
u32 sata0_enable : 1;
u32 hda_viddid; u32 hda_viddid;
}; };
struct chip_operations; struct chip_operations;

2
src/southbridge/amd/sb600/sb600_ide.c
View File

@ -26,11 +26,9 @@
static void ide_init(struct device *dev) static void ide_init(struct device *dev)
{ {
struct southbridge_amd_sb600_config *conf;
/* Enable ide devices so the linux ide driver will work */ /* Enable ide devices so the linux ide driver will work */
u32 dword; u32 dword;
u8 byte; u8 byte;
conf = dev->chip_info;
/* RPR10.1 disable MSI */ /* RPR10.1 disable MSI */
dword = pci_read_config32(dev, 0x70); dword = pci_read_config32(dev, 0x70);

3
src/southbridge/amd/sb700/chip.h
View File

@ -22,10 +22,7 @@
struct southbridge_amd_sb700_config struct southbridge_amd_sb700_config
{ {
u32 ide0_enable : 1;
u32 sata0_enable : 1;
u32 boot_switch_sata_ide : 1; u32 boot_switch_sata_ide : 1;
u32 hda_viddid;
}; };
struct chip_operations; struct chip_operations;
extern struct chip_operations southbridge_amd_sb700_ops; extern struct chip_operations southbridge_amd_sb700_ops;