GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

Documentation: Fix toctree and remove dead links

Browse source 
Change-Id: Ie3c7c33096f60a5aa476ff55c538fe68ffadc068
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/49292
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Patrick Rudolph 2021-01-11 08:52:50 +01:00 committed by Patrick Georgi
parent fc1d50a365
commit 6279cabb5b
4 changed files with 4 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
Documentation/drivers/index.md
View file

@ -4,7 +4,9 @@ The drivers can be found in `src/drivers`. They are intended for onboard
and plugin devices, significantly reducing integration complexity and and plugin devices, significantly reducing integration complexity and
they allow to easily reuse existing code accross platforms. they allow to easily reuse existing code accross platforms.
* [Intel DPTF](dptf.md)
* [IPMI KCS](ipmi_kcs.md) * [IPMI KCS](ipmi_kcs.md)
* [SMMSTORE](smmstore.md) * [SMMSTORE](smmstore.md)
* [SoundWire](soundwire.md) * [SoundWire](soundwire.md)
* [SMMSTOREv2](smmstorev2.md) * [SMMSTOREv2](smmstorev2.md)
* [USB4 Retimer](retimer.md)

1
Documentation/mainboard/index.md
View file

@ -16,6 +16,7 @@ This section contains documentation about coreboot on specific mainboards.
## ASUS ## ASUS
- [A88XM-E](asus/a88xm-e.md)
- [F2A85-M](asus/f2a85-m.md) - [F2A85-M](asus/f2a85-m.md)
- [P5Q](asus/p5q.md) - [P5Q](asus/p5q.md)
- [P8H61-M LX](asus/p8h61-m_lx.md) - [P8H61-M LX](asus/p8h61-m_lx.md)

5
Documentation/soc/intel/icelake/iceLake_coreboot_development.md
View file

@ -20,11 +20,6 @@ Like any other Intel SoC, Ice Lake coreboot development is also based on "Intel
:doc:`../../../mainboard/intel/icelake_rvp` :doc:`../../../mainboard/intel/icelake_rvp`
``` ```
3. OEMs to design based on reference platform and make use of mainboard sample code. Dragonegg is Ice Lake based mainboard developed by Google
```eval_rst
:doc:`../../../mainboard/google/dragonegg`
```
### Summary: ### Summary:
* SoC is Ice Lake. * SoC is Ice Lake.
* Reference platform is icelake_rvp. * Reference platform is icelake_rvp.

2
Documentation/soc/intel/index.md
View file

@ -11,4 +11,4 @@ This section contains documentation about coreboot on specific Intel SOCs.
- [Microcode Updates](microcode.md) - [Microcode Updates](microcode.md)
- [Firmware Interface Table](fit.md) - [Firmware Interface Table](fit.md)
- [Apollolake](apollolake/index.md) - [Apollolake](apollolake/index.md)
- [CSE FW Update](cse_fw_update/cse_fw_update_model.md) - [CSE FW Update](cse_fw_update/cse_fw_update.md)