util/inteltool: Add support for Comet Lake-U
Add support for 10th-gen/Comet Lake-U based boards: - add PCI IDs for host bridge, IGD, LPC devices - add support for dumping GPIOs, PCRs, etc Tested on an unbranded CML-U board running AMI firmware Change-Id: I44871917565fc628fd1073a6e5c36b6a3246a61c Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44301 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Michael Niewöhner
This commit is contained in:
parent
b656e9b71e
commit
62e883d73b
|
@ -1037,6 +1037,8 @@ int print_gpios(struct pci_dev *sb, int show_all, int show_diffs)
|
|||
case PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_U_IHDCP_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_Y_IHDCP_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_CANNONPOINT_LP_U_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_BASE:
|
||||
case PCI_DEVICE_ID_INTEL_C621:
|
||||
case PCI_DEVICE_ID_INTEL_C622:
|
||||
case PCI_DEVICE_ID_INTEL_C624:
|
||||
|
|
|
@ -144,6 +144,8 @@ const struct gpio_community *const *get_gpio_communities(struct pci_dev *const s
|
|||
*community_count = ARRAY_SIZE(apl_communities);
|
||||
return apl_communities;
|
||||
case PCI_DEVICE_ID_INTEL_CANNONPOINT_LP_U_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_BASE:
|
||||
*community_count = ARRAY_SIZE(cannonlake_pch_lp_communities);
|
||||
*pad_stepping = 16;
|
||||
return cannonlake_pch_lp_communities;
|
||||
|
|
|
@ -134,6 +134,12 @@ static const struct {
|
|||
"8th generation (Whiskey Lake family) Core Processor (Mobile)" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CORE_10TH_GEN_U,
|
||||
"10th generation (Icelake family) Core Processor (Mobile)" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CORE_CML_U1,
|
||||
"10th generation (Comet Lake family) Core Processor (Mobile)" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CORE_CML_U2,
|
||||
"10th generation (Comet Lake family) Core Processor (Mobile)" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CORE_CML_U3,
|
||||
"10th generation (Comet Lake family) Core Processor (Mobile)" },
|
||||
/* Southbridges (LPC controllers) */
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371XX, "371AB/EB/MB" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ICH10, "ICH10" },
|
||||
|
@ -250,6 +256,10 @@ static const struct {
|
|||
"Sunrise Point-LP Y iHDCP 2.2 Premium/Kabylake" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CANNONPOINT_LP_U_PREM,
|
||||
"Cannon Point-LP U Premium/CoffeeLake/Whiskeylake" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_PREM,
|
||||
"Comet Point-LP U Premium/Cometlake" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_BASE,
|
||||
"Comet Point-LP U Base/Cometlake" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_H110, "H110" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_H170, "H170" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_Z170, "Z170" },
|
||||
|
@ -437,6 +447,8 @@ static const struct {
|
|||
"Intel(R) Iris Plus Graphics 655" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_IRIS_PLUS_G7,
|
||||
"Intel(R) Iris Plus Graphics G7" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_UHD_GRAPHICS,
|
||||
"Intel(R) UHD Graphics" },
|
||||
};
|
||||
|
||||
#ifndef __DARWIN__
|
||||
|
|
|
@ -146,6 +146,8 @@ static inline uint32_t inl(unsigned port)
|
|||
#define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_U_IHDCP_PREM 0x9d4e
|
||||
#define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_Y_IHDCP_PREM 0x9d4b
|
||||
#define PCI_DEVICE_ID_INTEL_CANNONPOINT_LP_U_PREM 0x9d84
|
||||
#define PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_PREM 0x0284
|
||||
#define PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_BASE 0x0285
|
||||
#define PCI_DEVICE_ID_INTEL_H110 0xa143
|
||||
#define PCI_DEVICE_ID_INTEL_H170 0xa144
|
||||
#define PCI_DEVICE_ID_INTEL_Z170 0xa145
|
||||
|
@ -293,6 +295,9 @@ static inline uint32_t inl(unsigned port)
|
|||
#define PCI_DEVICE_ID_INTEL_CORE_8TH_GEN_U_1 0x3ed0 /* Coffeelake (Mobile) */
|
||||
#define PCI_DEVICE_ID_INTEL_CORE_8TH_GEN_U_2 0x3e34 /* Whiskeylake (Mobile) */
|
||||
#define PCI_DEVICE_ID_INTEL_CORE_10TH_GEN_U 0x8a12 /* Icelake U */
|
||||
#define PCI_DEVICE_ID_INTEL_CORE_CML_U1 0x9b51 /* Cometlake U (Mobile) */
|
||||
#define PCI_DEVICE_ID_INTEL_CORE_CML_U2 0x9b61 /* Cometlake U (Mobile) */
|
||||
#define PCI_DEVICE_ID_INTEL_CORE_CML_U3 0x9b71 /* Cometlake U (Mobile) */
|
||||
|
||||
|
||||
/* Intel GPUs */
|
||||
|
@ -362,6 +367,7 @@ static inline uint32_t inl(unsigned port)
|
|||
#define PCI_DEVICE_ID_INTEL_IRIS_PLUS_650 0x5927
|
||||
#define PCI_DEVICE_ID_INTEL_IRIS_PLUS_655 0x3EA5
|
||||
#define PCI_DEVICE_ID_INTEL_IRIS_PLUS_G7 0x8A52
|
||||
#define PCI_DEVICE_ID_INTEL_UHD_GRAPHICS 0x9b41
|
||||
|
||||
#if !defined(__DARWIN__) && !defined(__FreeBSD__)
|
||||
typedef struct { uint32_t hi, lo; } msr_t;
|
||||
|
|
|
@ -219,6 +219,9 @@ int print_mchbar(struct pci_dev *nb, struct pci_access *pacc, const char *dump_s
|
|||
case PCI_DEVICE_ID_INTEL_CORE_7TH_GEN_E3:
|
||||
case PCI_DEVICE_ID_INTEL_CORE_8TH_GEN_U_1:
|
||||
case PCI_DEVICE_ID_INTEL_CORE_8TH_GEN_U_2:
|
||||
case PCI_DEVICE_ID_INTEL_CORE_CML_U1:
|
||||
case PCI_DEVICE_ID_INTEL_CORE_CML_U2:
|
||||
case PCI_DEVICE_ID_INTEL_CORE_CML_U3:
|
||||
mchbar_phys = pci_read_long(nb, 0x48);
|
||||
mchbar_phys |= ((uint64_t)pci_read_long(nb, 0x4c)) << 32;
|
||||
mchbar_phys &= 0x0000007fffff8000UL; /* 38:15 */
|
||||
|
|
|
@ -121,6 +121,8 @@ void pcr_init(struct pci_dev *const sb)
|
|||
case PCI_DEVICE_ID_INTEL_HM370:
|
||||
case PCI_DEVICE_ID_INTEL_CM246:
|
||||
case PCI_DEVICE_ID_INTEL_CANNONPOINT_LP_U_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_PREM:
|
||||
case PCI_DEVICE_ID_INTEL_COMETPOINT_LP_U_BASE:
|
||||
case PCI_DEVICE_ID_INTEL_ICELAKE_LP_U:
|
||||
sbbar_phys = 0xfd000000;
|
||||
use_p2sb = false;
|
||||
|
|
Loading…
Reference in New Issue