Asus M4A785T-M: Add CMOS defaults.

After removing power and the CMOS Battery, putting it back
  and booting coreboot we have:
    # ./nvramtool -a
    boot_option = Fallback
    last_boot = Fallback
    ECC_memory = Enable
    baud_rate = 115200
    hw_scrubber = Enable
    interleave_chip_selects = Enable
    max_mem_clock = 400Mhz
    multi_core = Enable
    power_on_after_fail = Disable
    debug_level = Spew
    boot_first = HDD
    boot_second = Fallback_Floppy
    boot_third = Fallback_Network
    boot_index = 0xf
    boot_countdown = 0xc
    slow_cpu = off
    nmi = Enable
    iommu = Enable
    nvramtool: Can not read coreboot parameter user_data because layout info specifies CMOS area that is too wide.
    nvramtool: Warning: Coreboot CMOS checksum is bad.

Change-Id: Idea03b9bc75c5c34c7ce521ce5e5a1c1bb6dfa96
Signed-off-by: Denis 'GNUtoo' Carikli <GNUtoo@no-log.org>
Reviewed-on: http://review.coreboot.org/3324
Tested-by: build bot (Jenkins)
Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
Denis 'GNUtoo' Carikli 2013-05-09 16:14:59 +02:00 committed by Alexandru Gagniuc
parent 03c66202de
commit 649f18f834
2 changed files with 19 additions and 0 deletions

View File

@ -12,6 +12,7 @@ config BOARD_SPECIFIC_OPTIONS # dummy
select SOUTHBRIDGE_AMD_SB700_SKIP_ISA_DMA_INIT select SOUTHBRIDGE_AMD_SB700_SKIP_ISA_DMA_INIT
select SUPERIO_ITE_IT8712F select SUPERIO_ITE_IT8712F
select HAVE_OPTION_TABLE select HAVE_OPTION_TABLE
select HAVE_CMOS_DEFAULT
select HAVE_PIRQ_TABLE select HAVE_PIRQ_TABLE
select HAVE_MP_TABLE select HAVE_MP_TABLE
select SB_HT_CHAIN_UNITID_OFFSET_ONLY select SB_HT_CHAIN_UNITID_OFFSET_ONLY

View File

@ -0,0 +1,18 @@
boot_option=Fallback
last_boot=Fallback
ECC_memory=Enable
baud_rate=115200
hw_scrubber=Enable
interleave_chip_selects=Enable
max_mem_clock=400Mhz
multi_core=Enable
power_on_after_fail=Disable
debug_level=Spew
boot_first=HDD
boot_second=Fallback_Floppy
boot_third=Fallback_Network
boot_index=0xf
boot_countdown=0xc
slow_cpu=off
nmi=Enable
iommu=Enable