soc/amd: Add an option to select if SOC supports ESPI sub decode
Cezanne doesn't have eSPIx00034 register define in PPR. Currently only Picasso need this option. Change-Id: Icb8e8a1a59393849395125108bfaa884839ce10f Signed-off-by: Zheng Bao <fishbaozi@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48842 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
parent
56868b8045
commit
64d0ad347b
|
@ -24,3 +24,8 @@ config SOC_AMD_COMMON_BLOCK_USE_ESPI
|
|||
help
|
||||
Select this option if mainboard uses eSPI instead of LPC (if supported
|
||||
by platform).
|
||||
|
||||
config SOC_AMD_COMMON_BLOCK_HAS_ESPI_SUB_DECODE
|
||||
bool
|
||||
depends on SOC_AMD_COMMON_BLOCK_HAS_ESPI
|
||||
default n
|
||||
|
|
|
@ -916,7 +916,8 @@ int espi_setup(void)
|
|||
}
|
||||
|
||||
/* Enable subtractive decode if configured */
|
||||
espi_setup_subtractive_decode(cfg);
|
||||
if (CONFIG(SOC_AMD_COMMON_BLOCK_HAS_ESPI_SUB_DECODE))
|
||||
espi_setup_subtractive_decode(cfg);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
|
@ -29,6 +29,7 @@ config CPU_SPECIFIC_OPTIONS
|
|||
select SOC_AMD_COMMON
|
||||
select SOC_AMD_COMMON_BLOCK_NONCAR
|
||||
select SOC_AMD_COMMON_BLOCK_HAS_ESPI
|
||||
select SOC_AMD_COMMON_BLOCK_HAS_ESPI_SUB_DECODE
|
||||
select SOC_AMD_COMMON_BLOCK_IOMMU
|
||||
select SOC_AMD_COMMON_BLOCK_ACPIMMIO
|
||||
select SOC_AMD_COMMON_BLOCK_BANKED_GPIOS
|
||||
|
|
Loading…
Reference in New Issue