superio/ite: Add IT8784E support
IT8784E is basically a IT8786E stripped from serial ports 3-6. The patch creates a chip directory for IT8784E used by protectli/vault_cml platforms. TEST=Boot Ubuntu 22.04 on Protectli VP4670 (vault_cml) and dump the configuration with superiotool and compare the configuration with proprietary firmware. Signed-off-by: Michał Żygowski <michal.zygowski@3mdeb.com> Change-Id: Ibe01358611f3ce3f155ddb01a7d177a3ff75765e Reviewed-on: https://review.coreboot.org/c/coreboot/+/74174 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin L Roth <gaumless@gmail.com>
This commit is contained in:
Michał Żygowski
Felix Singer
parent
547d907b90
commit
6503474efe
|
|
@ -17,4 +17,5 @@ subdirs-y += it8721f
|
||||||
subdirs-y += it8728f
|
subdirs-y += it8728f
|
||||||
subdirs-y += it8772f
|
subdirs-y += it8772f
|
||||||
subdirs-y += it8783ef
|
subdirs-y += it8783ef
|
||||||
|
subdirs-y += it8784e
|
||||||
subdirs-y += it8786e
|
subdirs-y += it8786e
|
||||||
|
|
|
||||||
|
|
@ -0,0 +1,10 @@
|
||||||
|
# SPDX-License-Identifier: GPL-2.0-only
|
||||||
|
|
||||||
|
config SUPERIO_ITE_IT8784E
|
||||||
|
bool
|
||||||
|
select SUPERIO_ITE_COMMON_PRE_RAM
|
||||||
|
select SUPERIO_ITE_ENV_CTRL
|
||||||
|
select SUPERIO_ITE_ENV_CTRL_PWM_FREQ2
|
||||||
|
select SUPERIO_ITE_ENV_CTRL_8BIT_PWM
|
||||||
|
select SUPERIO_ITE_ENV_CTRL_7BIT_SLOPE_REG
|
||||||
|
select SUPERIO_ITE_ENV_CTRL_EXT_ANY_TMPIN
|
||||||
|
|
@ -0,0 +1,3 @@
|
||||||
|
# SPDX-License-Identifier: GPL-2.0-or-later
|
||||||
|
|
||||||
|
ramstage-$(CONFIG_SUPERIO_ITE_IT8784E) += superio.c
|
||||||
|
|
@ -0,0 +1,151 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Include this file into a mainboard's DSDT _SB device tree and it will
|
||||||
|
* expose the IT8784E SuperIO and some of its functionality.
|
||||||
|
*
|
||||||
|
* It allows the change of IO ports, IRQs and DMA settings on logical
|
||||||
|
* devices, disabling and reenabling logical devices.
|
||||||
|
*
|
||||||
|
* LDN State
|
||||||
|
* 0x1 UARTA Implemented, untested
|
||||||
|
* 0x2 UARTB Implemented, untested
|
||||||
|
* 0x3 PP Not implemented
|
||||||
|
* 0x4 EC Implemented, untested
|
||||||
|
* 0x5 KBC Implemented, untested
|
||||||
|
* 0x6 MOUSE Implemented, untested
|
||||||
|
* 0x7 GPIO Not implemented
|
||||||
|
* 0xa CIR Not implemented
|
||||||
|
*
|
||||||
|
* Controllable through preprocessor defines:
|
||||||
|
* SUPERIO_DEV Device identifier for this SIO (e.g. SIO0)
|
||||||
|
* SUPERIO_PNP_BASE I/O address of the first PnP configuration register
|
||||||
|
* IT8784E_SHOW_UARTA If defined, UARTA will be exposed.
|
||||||
|
* IT8784E_SHOW_UARTB If defined, UARTB will be exposed.
|
||||||
|
* IT8784E_SHOW_KBC If defined, the KBC will be exposed.
|
||||||
|
* IT8784E_SHOW_PS2M If defined, PS/2 mouse support will be exposed.
|
||||||
|
* IT8784E_SHOW_EC If defined, EC will be exposed.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#undef SUPERIO_CHIP_NAME
|
||||||
|
#define SUPERIO_CHIP_NAME IT8784E
|
||||||
|
#include <superio/acpi/pnp.asl>
|
||||||
|
|
||||||
|
#undef PNP_DEFAULT_PSC
|
||||||
|
#define PNP_DEFAULT_PSC Return (0) /* no power management */
|
||||||
|
|
||||||
|
#define CONFIGURE_CONTROL CCTL
|
||||||
|
|
||||||
|
Device (SUPERIO_DEV) {
|
||||||
|
Name (_HID, EisaId("PNP0A05"))
|
||||||
|
Name (_STR, Unicode("ITE IT8784E Super I/O"))
|
||||||
|
Name (_UID, SUPERIO_UID(SUPERIO_DEV,))
|
||||||
|
|
||||||
|
/* Mutex for accesses to the configuration ports */
|
||||||
|
Mutex (CRMX, 1)
|
||||||
|
|
||||||
|
/* SuperIO configuration ports */
|
||||||
|
OperationRegion (CREG, SystemIO, SUPERIO_PNP_BASE, 0x02)
|
||||||
|
Field (CREG, ByteAcc, NoLock, Preserve)
|
||||||
|
{
|
||||||
|
PNP_ADDR_REG, 8,
|
||||||
|
PNP_DATA_REG, 8
|
||||||
|
}
|
||||||
|
IndexField (PNP_ADDR_REG, PNP_DATA_REG, ByteAcc, NoLock, Preserve)
|
||||||
|
{
|
||||||
|
Offset (0x02),
|
||||||
|
CONFIGURE_CONTROL, 8, /* Global configure control */
|
||||||
|
|
||||||
|
Offset (0x07),
|
||||||
|
PNP_LOGICAL_DEVICE, 8, /* Logical device selector */
|
||||||
|
|
||||||
|
Offset (0x30),
|
||||||
|
PNP_DEVICE_ACTIVE, 1, /* Logical device activation */
|
||||||
|
|
||||||
|
Offset (0x60),
|
||||||
|
PNP_IO0_HIGH_BYTE, 8, /* First I/O port base - high byte */
|
||||||
|
PNP_IO0_LOW_BYTE, 8, /* First I/O port base - low byte */
|
||||||
|
Offset (0x62),
|
||||||
|
PNP_IO1_HIGH_BYTE, 8, /* Second I/O port base - high byte */
|
||||||
|
PNP_IO1_LOW_BYTE, 8, /* Second I/O port base - low byte */
|
||||||
|
|
||||||
|
Offset (0x70),
|
||||||
|
PNP_IRQ0, 8, /* First IRQ */
|
||||||
|
}
|
||||||
|
|
||||||
|
Method (_CRS)
|
||||||
|
{
|
||||||
|
/* Announce the used i/o ports to the OS */
|
||||||
|
Return (ResourceTemplate () {
|
||||||
|
IO (Decode16, SUPERIO_PNP_BASE, SUPERIO_PNP_BASE, 0x01, 0x02)
|
||||||
|
})
|
||||||
|
}
|
||||||
|
|
||||||
|
#undef PNP_ENTER_MAGIC_1ST
|
||||||
|
#undef PNP_ENTER_MAGIC_2ND
|
||||||
|
#undef PNP_ENTER_MAGIC_3RD
|
||||||
|
#undef PNP_ENTER_MAGIC_4TH
|
||||||
|
#undef PNP_EXIT_MAGIC_1ST
|
||||||
|
#define PNP_ENTER_MAGIC_1ST 0x87
|
||||||
|
#define PNP_ENTER_MAGIC_2ND 0x01
|
||||||
|
#define PNP_ENTER_MAGIC_3RD 0x55
|
||||||
|
#if SUPERIO_PNP_BASE == 0x2e
|
||||||
|
#define PNP_ENTER_MAGIC_4TH 0x55
|
||||||
|
#else
|
||||||
|
#define PNP_ENTER_MAGIC_4TH 0xaa
|
||||||
|
#endif
|
||||||
|
#define PNP_EXIT_SPECIAL_REG CONFIGURE_CONTROL
|
||||||
|
#define PNP_EXIT_SPECIAL_VAL 0x02
|
||||||
|
#include <superio/acpi/pnp_config.asl>
|
||||||
|
|
||||||
|
#ifdef IT8784E_SHOW_UARTA
|
||||||
|
#undef SUPERIO_UART_LDN
|
||||||
|
#undef SUPERIO_UART_DDN
|
||||||
|
#undef SUPERIO_UART_PM_REG
|
||||||
|
#undef SUPERIO_UART_PM_VAL
|
||||||
|
#undef SUPERIO_UART_PM_LDN
|
||||||
|
#define SUPERIO_UART_LDN 1
|
||||||
|
#include <superio/acpi/pnp_uart.asl>
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifdef IT8784E_SHOW_UARTB
|
||||||
|
#undef SUPERIO_UART_LDN
|
||||||
|
#undef SUPERIO_UART_DDN
|
||||||
|
#undef SUPERIO_UART_PM_REG
|
||||||
|
#undef SUPERIO_UART_PM_VAL
|
||||||
|
#undef SUPERIO_UART_PM_LDN
|
||||||
|
#define SUPERIO_UART_LDN 2
|
||||||
|
#include <superio/acpi/pnp_uart.asl>
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifdef IT8784E_SHOW_EC
|
||||||
|
#undef SUPERIO_PNP_HID
|
||||||
|
#undef SUPERIO_PNP_LDN
|
||||||
|
#undef SUPERIO_PNP_DDN
|
||||||
|
#undef SUPERIO_PNP_PM_REG
|
||||||
|
#undef SUPERIO_PNP_PM_VAL
|
||||||
|
#undef SUPERIO_PNP_PM_LDN
|
||||||
|
#undef SUPERIO_PNP_IO0
|
||||||
|
#undef SUPERIO_PNP_IO1
|
||||||
|
#undef SUPERIO_PNP_IO2
|
||||||
|
#undef SUPERIO_PNP_IRQ0
|
||||||
|
#undef SUPERIO_PNP_IRQ1
|
||||||
|
#undef SUPERIO_PNP_DMA
|
||||||
|
#define SUPERIO_PNP_LDN 4
|
||||||
|
#define SUPERIO_PNP_IO0 0x08, 0x08
|
||||||
|
#define SUPERIO_PNP_IO1 0x08, 0x04
|
||||||
|
#define SUPERIO_PNP_IRQ0
|
||||||
|
#include <superio/acpi/pnp_generic.asl>
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#ifdef IT8784E_SHOW_KBC
|
||||||
|
#undef SUPERIO_KBC_LDN
|
||||||
|
#undef SUPERIO_KBC_PS2M
|
||||||
|
#undef SUPERIO_KBC_PS2LDN
|
||||||
|
#define SUPERIO_KBC_LDN 5
|
||||||
|
#ifdef IT8784E_SHOW_PS2M
|
||||||
|
#define SUPERIO_KBC_PS2LDN 6
|
||||||
|
#endif
|
||||||
|
#include <superio/acpi/pnp_kbc.asl>
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
|
@ -0,0 +1,12 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
||||||
|
|
||||||
|
#ifndef SUPERIO_ITE_IT8784E_CHIP_H
|
||||||
|
#define SUPERIO_ITE_IT8784E_CHIP_H
|
||||||
|
|
||||||
|
#include <superio/ite/common/env_ctrl_chip.h>
|
||||||
|
|
||||||
|
struct superio_ite_it8784e_config {
|
||||||
|
struct ite_ec_config ec;
|
||||||
|
};
|
||||||
|
|
||||||
|
#endif /* SUPERIO_ITE_IT8784E_CHIP_H */
|
||||||
|
|
@ -0,0 +1,15 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
||||||
|
|
||||||
|
#ifndef SUPERIO_ITE_IT8784E_H
|
||||||
|
#define SUPERIO_ITE_IT8784E_H
|
||||||
|
|
||||||
|
#define IT8784E_SP1 0x01 /* COM1 */
|
||||||
|
#define IT8784E_SP2 0x02 /* COM2 */
|
||||||
|
#define IT8784E_PP 0x03 /* Printer port */
|
||||||
|
#define IT8784E_EC 0x04 /* Environment controller */
|
||||||
|
#define IT8784E_KBCK 0x05 /* Keyboard */
|
||||||
|
#define IT8784E_KBCM 0x06 /* Mouse */
|
||||||
|
#define IT8784E_GPIO 0x07 /* GPIO */
|
||||||
|
#define IT8784E_CIR 0x0a /* Consumer IR */
|
||||||
|
|
||||||
|
#endif /* SUPERIO_ITE_IT8784E_H */
|
||||||
|
|
@ -0,0 +1,87 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
||||||
|
|
||||||
|
#include <device/device.h>
|
||||||
|
#include <device/pnp.h>
|
||||||
|
#include <pc80/keyboard.h>
|
||||||
|
#include <superio/conf_mode.h>
|
||||||
|
#include <superio/ite/common/env_ctrl.h>
|
||||||
|
|
||||||
|
#include "it8784e.h"
|
||||||
|
#include "chip.h"
|
||||||
|
|
||||||
|
static void it8784e_init(struct device *const dev)
|
||||||
|
{
|
||||||
|
const struct superio_ite_it8784e_config *conf;
|
||||||
|
const struct resource *res;
|
||||||
|
|
||||||
|
if (!dev->enabled)
|
||||||
|
return;
|
||||||
|
|
||||||
|
switch (dev->path.pnp.device) {
|
||||||
|
case IT8784E_EC:
|
||||||
|
conf = dev->chip_info;
|
||||||
|
res = probe_resource(dev, PNP_IDX_IO0);
|
||||||
|
if (!conf || !res)
|
||||||
|
break;
|
||||||
|
ite_ec_init(res->base, &conf->ec);
|
||||||
|
break;
|
||||||
|
case IT8784E_KBCK:
|
||||||
|
pc_keyboard_init(NO_AUX_DEVICE);
|
||||||
|
break;
|
||||||
|
default:
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
static struct device_operations ops = {
|
||||||
|
.read_resources = pnp_read_resources,
|
||||||
|
.set_resources = pnp_set_resources,
|
||||||
|
.enable_resources = pnp_enable_resources,
|
||||||
|
.enable = pnp_alt_enable,
|
||||||
|
.init = it8784e_init,
|
||||||
|
.ops_pnp_mode = &pnp_conf_mode_870155_aa,
|
||||||
|
};
|
||||||
|
|
||||||
|
static struct pnp_info pnp_dev_info[] = {
|
||||||
|
/* Serial Port 1 */
|
||||||
|
{ NULL, IT8784E_SP1, PNP_IO0 | PNP_IRQ0 | PNP_MSC0 | PNP_MSC1 |
|
||||||
|
PNP_MSC2,
|
||||||
|
0x0ff8, },
|
||||||
|
/* Serial Port 2 */
|
||||||
|
{ NULL, IT8784E_SP2, PNP_IO0 | PNP_IRQ0 | PNP_MSC0 | PNP_MSC1 |
|
||||||
|
PNP_MSC2,
|
||||||
|
0x0ff8, },
|
||||||
|
/* Printer Port */
|
||||||
|
{ NULL, IT8784E_PP, PNP_IO0 | PNP_IO1 | PNP_IRQ0 | PNP_DRQ0 |
|
||||||
|
PNP_MSC0,
|
||||||
|
0x0ff8, 0x0ffc, },
|
||||||
|
/* Environmental Controller */
|
||||||
|
{ NULL, IT8784E_EC, PNP_IO0 | PNP_IO1 | PNP_IRQ0 | PNP_MSC0 |
|
||||||
|
PNP_MSC1 | PNP_MSC2 | PNP_MSC3 | PNP_MSC4 |
|
||||||
|
PNP_MSC5 | PNP_MSC6 | PNP_MSCA | PNP_MSCB |
|
||||||
|
PNP_MSCC,
|
||||||
|
0x0ff8, 0x0ffc, },
|
||||||
|
/* KBC Keyboard */
|
||||||
|
{ NULL, IT8784E_KBCK, PNP_IO0 | PNP_IO1 | PNP_IRQ0 | PNP_MSC0,
|
||||||
|
0x0fff, 0x0fff, },
|
||||||
|
/* KBC Mouse */
|
||||||
|
{ NULL, IT8784E_KBCM, PNP_IRQ0 | PNP_MSC0, },
|
||||||
|
/* GPIO */
|
||||||
|
{ NULL, IT8784E_GPIO, PNP_IO0 | PNP_IO1 | PNP_IRQ0 |
|
||||||
|
PNP_MSC0 | PNP_MSC1 | PNP_MSC2 | PNP_MSC3 |
|
||||||
|
PNP_MSC4 | PNP_MSC5 | PNP_MSC6 | PNP_MSC7 |
|
||||||
|
PNP_MSC8 | PNP_MSC9 | PNP_MSCA | PNP_MSCB,
|
||||||
|
0x0ffc, 0x0fff, },
|
||||||
|
/* Consumer Infrared */
|
||||||
|
{ NULL, IT8784E_CIR, PNP_IO0 | PNP_IRQ0 | PNP_MSC0, 0x0ff8, },
|
||||||
|
};
|
||||||
|
|
||||||
|
static void enable_dev(struct device *dev)
|
||||||
|
{
|
||||||
|
pnp_enable_devices(dev, &ops, ARRAY_SIZE(pnp_dev_info), pnp_dev_info);
|
||||||
|
}
|
||||||
|
|
||||||
|
struct chip_operations superio_ite_it8784e_ops = {
|
||||||
|
CHIP_NAME("ITE IT8784E Super I/O")
|
||||||
|
.enable_dev = enable_dev,
|
||||||
|
};
|
||||||
Loading…
Reference in New Issue