GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/hatch: Modify hatch SPI flash layout 

This patch modifies the hatch flash layout to support
IFWI 1.6 with the following regions,
Flash Region 0: Descriptor
		[0x0 - 0xFFF]
Flash Region 1: IFWI (consist of ME and PMC FW)
		[0x1000 - 0x3FFFFF]
Flash Region 2: BIOS
		[0x1400000 - 0x1FFFFFF]

Change-Id: I3d05fb50e970737a2552b85d6aebed943bf2b6cb
Signed-off-by: V Sowmya <v.sowmya@intel.com>
Reviewed-on: https://review.coreboot.org/c/30413
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
V Sowmya 2018-12-24 09:34:15 +05:30 committed by Subrata Banik
parent 6aaae1c893
commit 656015c258
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
src/mainboard/google/hatch/chromeos.fmd
View File

@ -1,20 +1,20 @@
FLASH@0xfe000000 0x2000000 { FLASH@0xfe000000 0x2000000 {
SI_ALL@0x0 0x300000 { SI_ALL@0x0 0x400000 {
SI_DESC@0x0 0x1000 SI_DESC@0x0 0x1000
SI_ME@0x1000 0x2ff000 SI_ME@0x1000 0x3ff000
} }
SI_BIOS@0x1000000 0x1000000 { SI_BIOS@0x1400000 0xC00000 {
RW_SECTION_A@0x0 0x300000 { RW_SECTION_A@0x0 0x2d0000 {
VBLOCK_A@0x0 0x10000 VBLOCK_A@0x0 0x10000
FW_MAIN_A(CBFS)@0x10000 0x2effc0 FW_MAIN_A(CBFS)@0x10000 0x2bffc0
RW_FWID_A@0x2fffc0 0x40 RW_FWID_A@0x2cffc0 0x40
} }
RW_SECTION_B@0x300000 0x300000 { RW_SECTION_B@0x2d0000 0x2d0000 {
VBLOCK_B@0x0 0x10000 VBLOCK_B@0x0 0x10000
FW_MAIN_B(CBFS)@0x10000 0x2effc0 FW_MAIN_B(CBFS)@0x10000 0x2bffc0
RW_FWID_B@0x2fffc0 0x40 RW_FWID_B@0x2cffc0 0x40
} }
RW_MISC@0x600000 0x30000 { RW_MISC@0x5a0000 0x30000 {
UNIFIED_MRC_CACHE@0x0 0x20000 { UNIFIED_MRC_CACHE@0x0 0x20000 {
RECOVERY_MRC_CACHE@0x0 0x10000 RECOVERY_MRC_CACHE@0x0 0x10000
RW_MRC_CACHE@0x10000 0x10000 RW_MRC_CACHE@0x10000 0x10000
@ -27,8 +27,8 @@ FLASH@0xfe000000 0x2000000 {
RW_VPD@0x28000 0x2000 RW_VPD@0x28000 0x2000
RW_NVRAM@0x2a000 0x6000 RW_NVRAM@0x2a000 0x6000
} }
RW_LEGACY(CBFS)@0x630000 0x5a0000 RW_LEGACY(CBFS)@0x5d0000 0x200000
WP_RO@0xbd0000 0x430000 { WP_RO@0x7d0000 0x430000 {
RO_VPD@0x0 0x4000 RO_VPD@0x0 0x4000
RO_SECTION@0x4000 0x42c000 { RO_SECTION@0x4000 0x42c000 {
FMAP@0x0 0x800 FMAP@0x0 0x800