intel/amenia: Declare ChromeEC in devicetree.cb
This allows the chomeec driver to declare its resources so that IO windows to LPC are opened up during resource allocation. Change-Id: Ife98ecb4cbf5393493e6c71742de8d37953df548 Signed-off-by: Alexandru Gagniuc <alexandrux.gagniuc@intel.com> Reviewed-on: https://review.coreboot.org/14591 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
532f319c9d
commit
665fca156c
|
@ -46,7 +46,11 @@ chip soc/intel/apollolake
|
||||||
device pci 1b.0 on end # - SDCARD
|
device pci 1b.0 on end # - SDCARD
|
||||||
device pci 1c.0 on end # - eMMC
|
device pci 1c.0 on end # - eMMC
|
||||||
device pci 1e.0 on end # - SDIO
|
device pci 1e.0 on end # - SDIO
|
||||||
device pci 1f.0 on end # - LPC
|
device pci 1f.0 on # - LPC
|
||||||
|
chip ec/google/chromeec
|
||||||
|
device pnp 0c09.0 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
device pci 1f.1 on end # - SMBUS
|
device pci 1f.1 on end # - SMBUS
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue