GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/i82801dx: Get rid of device_t 

Use of device_t has been abandoned in ramstage.

Change-Id: I36f064b67f14556e38b41b7f64c3e27d8d935367
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/26255
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
Elyes HAOUAS 2018-05-13 13:32:56 +02:00 committed by Kyösti Mälkki
parent 17c59f5da5
commit 66faf0c286
3 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/i82801dx/i82801dx.c
View File

@ -20,7 +20,7 @@
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include "i82801dx.h" #include "i82801dx.h"
void i82801dx_enable(device_t dev) void i82801dx_enable(struct device *dev)
{ {
unsigned int index = 0; unsigned int index = 0;
uint8_t bHasDisableBit = 0; uint8_t bHasDisableBit = 0;
@ -28,7 +28,7 @@ void i82801dx_enable(device_t dev)
// all 82801dbm devices are in bus 0 // all 82801dbm devices are in bus 0
unsigned int devfn = PCI_DEVFN(0x1f, 0); // lpc unsigned int devfn = PCI_DEVFN(0x1f, 0); // lpc
device_t lpc_dev = dev_find_slot(0, devfn); // 0 struct device *lpc_dev = dev_find_slot(0, devfn); // 0
if (!lpc_dev) if (!lpc_dev)
return; return;

2
src/southbridge/intel/i82801dx/i82801dx.h
View File

@ -32,7 +32,7 @@
#if !defined(__ASSEMBLER__) #if !defined(__ASSEMBLER__)
#if !defined(__SIMPLE_DEVICE__) #if !defined(__SIMPLE_DEVICE__)
#include "chip.h" #include "chip.h"
extern void i82801dx_enable(device_t dev); extern void i82801dx_enable(struct device *dev);
#else #else
void enable_smbus(void); void enable_smbus(void);
int smbus_read_byte(unsigned device, unsigned address); int smbus_read_byte(unsigned device, unsigned address);

10
src/southbridge/intel/i82801dx/lpc.c
View File

@ -81,7 +81,7 @@ static void i82801dx_enable_serial_irqs(struct device *dev)
(1 << 7) | (0 << 6) | ((21 - 17) << 2) | (0 << 0)); (1 << 7) | (0 << 6) | ((21 - 17) << 2) | (0 << 0));
} }
static void i82801dx_pirq_init(device_t dev) static void i82801dx_pirq_init(struct device *dev)
{ {
/* Get the chip configuration */ /* Get the chip configuration */
config_t *config = dev->chip_info; config_t *config = dev->chip_info;
@ -96,7 +96,7 @@ static void i82801dx_pirq_init(device_t dev)
pci_write_config8(dev, PIRQH_ROUT, config->pirqh_routing); pci_write_config8(dev, PIRQH_ROUT, config->pirqh_routing);
} }
static void i82801dx_power_options(device_t dev) static void i82801dx_power_options(struct device *dev)
{ {
u8 reg8; u8 reg8;
u16 reg16, pmbase; u16 reg16, pmbase;
@ -175,7 +175,7 @@ static void i82801dx_power_options(device_t dev)
outl(reg32, pmbase + 0x04); outl(reg32, pmbase + 0x04);
} }
static void gpio_init(device_t dev) static void gpio_init(struct device *dev)
{ {
/* This should be done in romstage.c already */ /* This should be done in romstage.c already */
pci_write_config32(dev, GPIO_BASE, (GPIOBASE_ADDR | 1)); pci_write_config32(dev, GPIO_BASE, (GPIOBASE_ADDR | 1));
@ -217,7 +217,7 @@ static void i82801dx_lpc_route_dma(struct device *dev, u8 mask)
pci_write_config16(dev, PCI_DMA_CFG, reg16); pci_write_config16(dev, PCI_DMA_CFG, reg16);
} }
static void i82801dx_lpc_decode_en(device_t dev) static void i82801dx_lpc_decode_en(struct device *dev)
{ {
/* Decode 0x3F8-0x3FF (COM1) for COMA port, 0x2F8-0x2FF (COM2) for COMB. /* Decode 0x3F8-0x3FF (COM1) for COMA port, 0x2F8-0x2FF (COM2) for COMB.
* LPT decode defaults to 0x378-0x37F and 0x778-0x77F. * LPT decode defaults to 0x378-0x37F and 0x778-0x77F.
@ -301,7 +301,7 @@ static void lpc_init(struct device *dev)
enable_hpet(dev); enable_hpet(dev);
} }
static void i82801dx_lpc_read_resources(device_t dev) static void i82801dx_lpc_read_resources(struct device *dev)
{ {
struct resource *res; struct resource *res;