armv7/snow: add CPU and RAM resources via allocator
This adds necessary device operations to add CPU and RAM resources. Change-Id: Ief8f66627ef37f4fa786bfc3f7899529d3e5b037 Signed-off-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: http://review.coreboot.org/2419 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
249cdc3943
commit
6802dc8abe
|
@ -545,13 +545,11 @@ struct lb_memory *get_lb_mem(void)
|
|||
return mem_ranges;
|
||||
}
|
||||
|
||||
#if 0
|
||||
static void build_lb_mem_range(void *gp, struct device *dev, struct resource *res)
|
||||
{
|
||||
struct lb_memory *mem = gp;
|
||||
new_lb_memory_range(mem, LB_MEM_RAM, res->base, res->size);
|
||||
}
|
||||
#endif
|
||||
|
||||
static struct lb_memory *build_lb_mem(struct lb_header *head)
|
||||
{
|
||||
|
@ -562,12 +560,10 @@ static struct lb_memory *build_lb_mem(struct lb_header *head)
|
|||
mem_ranges = mem;
|
||||
|
||||
/* FIXME: implement this */
|
||||
#if 0
|
||||
/* Build the raw table of memory */
|
||||
search_global_resources(
|
||||
IORESOURCE_MEM | IORESOURCE_CACHEABLE, IORESOURCE_MEM | IORESOURCE_CACHEABLE,
|
||||
build_lb_mem_range, mem);
|
||||
#endif
|
||||
/* FIXME: things die in cleanup_memory_ranges(), skip for now */
|
||||
// lb_cleanup_memory_ranges(mem);
|
||||
return mem;
|
||||
|
|
|
@ -27,6 +27,7 @@ ramstage-y += pinmux.c
|
|||
ramstage-y += power.c
|
||||
ramstage-y += soc.c
|
||||
ramstage-$(CONFIG_CONSOLE_SERIAL_UART) += uart.c
|
||||
ramstage-y += cpu.c
|
||||
|
||||
#ramstage-$(CONFIG_SATA_AHCI) += sata.c
|
||||
|
||||
|
|
|
@ -0,0 +1,61 @@
|
|||
#include <console/console.h>
|
||||
#include <device/device.h>
|
||||
|
||||
#define RAM_BASE ((CONFIG_SYS_SDRAM_BASE >> 10) + (CONFIG_COREBOOT_ROMSIZE_KB))
|
||||
#define RAM_SIZE (((CONFIG_DRAM_SIZE_MB << 10UL) * CONFIG_NR_DRAM_BANKS) \
|
||||
- CONFIG_COREBOOT_ROMSIZE_KB)
|
||||
|
||||
static void domain_read_resources(device_t dev)
|
||||
{
|
||||
ram_resource(dev, 0, RAM_BASE, RAM_SIZE);
|
||||
}
|
||||
|
||||
static void domain_set_resources(device_t dev)
|
||||
{
|
||||
assign_resources(dev->link_list);
|
||||
}
|
||||
|
||||
static unsigned int domain_scan_bus(device_t dev, unsigned int max)
|
||||
{
|
||||
return max;
|
||||
}
|
||||
|
||||
|
||||
static struct device_operations domain_ops = {
|
||||
.read_resources = domain_read_resources,
|
||||
.set_resources = domain_set_resources,
|
||||
.enable_resources = NULL,
|
||||
.init = NULL,
|
||||
.scan_bus = domain_scan_bus,
|
||||
};
|
||||
|
||||
static void cpu_init(device_t dev)
|
||||
{
|
||||
}
|
||||
|
||||
static void cpu_noop(device_t dev)
|
||||
{
|
||||
}
|
||||
|
||||
static struct device_operations cpu_ops = {
|
||||
.read_resources = cpu_noop,
|
||||
.set_resources = cpu_noop,
|
||||
.enable_resources = cpu_noop,
|
||||
.init = cpu_init,
|
||||
.scan_bus = 0,
|
||||
};
|
||||
|
||||
static void enable_dev(device_t dev)
|
||||
{
|
||||
/* Set the operations if it is a special bus type */
|
||||
if (dev->path.type == DEVICE_PATH_DOMAIN) {
|
||||
dev->ops = &domain_ops;
|
||||
} else if (dev->path.type == DEVICE_PATH_CPU_CLUSTER) {
|
||||
dev->ops = &cpu_ops;
|
||||
}
|
||||
}
|
||||
|
||||
struct chip_operations cpu_samsung_exynos5250_ops = {
|
||||
CHIP_NAME("CPU Samsung Exynos 5250")
|
||||
.enable_dev = enable_dev,
|
||||
};
|
Loading…
Reference in New Issue