GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

southbridge: Remove not used #include <elog.h> 

Change-Id: Ifa88e3fd824ec57c21de5967e1634c8823fe0fbb
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/33730
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: David Guckian
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes HAOUAS 2019-06-23 11:10:09 +02:00 committed by Patrick Georgi
parent 18a55cdd49
commit 680594b50c
4 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/southbridge/intel/bd82x6x/smihandler.c
View File

@ -22,7 +22,6 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include <cpu/intel/em64t101_save_state.h> #include <cpu/intel/em64t101_save_state.h>
#include <elog.h>
#include <northbridge/intel/sandybridge/sandybridge.h> #include <northbridge/intel/sandybridge/sandybridge.h>
#include <southbridge/intel/bd82x6x/me.h> #include <southbridge/intel/bd82x6x/me.h>
#include <southbridge/intel/common/gpio.h> #include <southbridge/intel/common/gpio.h>

1
src/southbridge/intel/common/pmutil.c
View File

@ -19,7 +19,6 @@
#include <cpu/x86/cache.h> #include <cpu/x86/cache.h>
#include <device/pci_def.h> #include <device/pci_def.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include <elog.h>
#include <southbridge/intel/common/pmbase.h> #include <southbridge/intel/common/pmbase.h>
#include <southbridge/intel/common/gpio.h> #include <southbridge/intel/common/gpio.h>

1
src/southbridge/intel/fsp_rangeley/lpc.c
View File

@ -29,7 +29,6 @@
#include <arch/acpi.h> #include <arch/acpi.h>
#include <arch/cpu.h> #include <arch/cpu.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include <elog.h>
#include <string.h> #include <string.h>
#include <cbmem.h> #include <cbmem.h>
#include <arch/acpigen.h> #include <arch/acpigen.h>

1
src/southbridge/intel/ibexpeak/smihandler.c
View File

@ -22,7 +22,6 @@
#include <device/pci_def.h> #include <device/pci_def.h>
#include <cpu/x86/smm.h> #include <cpu/x86/smm.h>
#include <cpu/intel/em64t101_save_state.h> #include <cpu/intel/em64t101_save_state.h>
#include <elog.h>
#include <halt.h> #include <halt.h>
#include <pc80/mc146818rtc.h> #include <pc80/mc146818rtc.h>
#include <cpu/intel/model_2065x/model_2065x.h> #include <cpu/intel/model_2065x/model_2065x.h>