soc/intel/alderlake: Enable support for extended BIOS window
Port commit ba75c4c
(soc/intel/tigerlake: Enable support for
extended BIOS window) for Alderlake
Change-Id: Iaa8464d45884de433cca4f6a250cdd8d4c8f3661
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48755
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
parent
65f5932e0c
commit
683c95e4ab
|
@ -15,6 +15,7 @@ config CPU_SPECIFIC_OPTIONS
|
||||||
select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
|
select CPU_INTEL_FIRMWARE_INTERFACE_TABLE
|
||||||
select CPU_SUPPORTS_PM_TIMER_EMULATION
|
select CPU_SUPPORTS_PM_TIMER_EMULATION
|
||||||
select FSP_COMPRESS_FSP_S_LZ4
|
select FSP_COMPRESS_FSP_S_LZ4
|
||||||
|
select FAST_SPI_SUPPORTS_EXT_BIOS_WINDOW
|
||||||
select FSP_M_XIP
|
select FSP_M_XIP
|
||||||
select FSP_STATUS_GLOBAL_RESET_REQUIRED_3
|
select FSP_STATUS_GLOBAL_RESET_REQUIRED_3
|
||||||
select GENERIC_GPIO_LIB
|
select GENERIC_GPIO_LIB
|
||||||
|
@ -96,6 +97,12 @@ config CHIPSET_DEVICETREE
|
||||||
string
|
string
|
||||||
default "soc/intel/alderlake/chipset.cb"
|
default "soc/intel/alderlake/chipset.cb"
|
||||||
|
|
||||||
|
config EXT_BIOS_WIN_BASE
|
||||||
|
default 0xf8000000
|
||||||
|
|
||||||
|
config EXT_BIOS_WIN_SIZE
|
||||||
|
default 0x2000000
|
||||||
|
|
||||||
config IFD_CHIPSET
|
config IFD_CHIPSET
|
||||||
string
|
string
|
||||||
default "adl"
|
default "adl"
|
||||||
|
|
Loading…
Reference in New Issue