nb/intel/sandybridge: Add a chipset devicetree

This only moves CPU configuration to a common place. Other PCI devices
can be done in follow-ups.

Change-Id: I9c5b6f25b779e28b6719cf70455ff0f1a916ad87
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/56912
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Arthur Heymans 2021-08-11 13:42:40 +02:00 committed by Martin L Roth
parent 6cecb0d963
commit 691d58f999
43 changed files with 25 additions and 367 deletions

View file

@ -13,15 +13,6 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_down_delay" = "500"
register "gpu_panel_power_up_delay" = "2000"
register "gpu_pch_backlight" = "0x13121312"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH

View file

@ -13,15 +13,7 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_down_delay" = "0"
register "gpu_panel_power_up_delay" = "0"
register "gpu_pch_backlight" = "0x00000000"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
device pci 00.0 on
subsystemid 0x1849 0x0150

View file

@ -1,15 +1,6 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
device pci 00.0 on # Host bridge
subsystemid 0x1849 0x0100

View file

@ -1,15 +1,6 @@
## SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
device pci 00.0 on end # Host bridge
device pci 01.0 on end # PEG

View file

@ -1,16 +1,6 @@
## SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x1043 0x844d inherit

View file

@ -1,15 +1,6 @@
## SPDX-License-Identifier: GPL-2.0-only
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
device pci 00.0 on end # Host bridge
device pci 01.0 on end # PCIEX16_1

View file

@ -1,15 +1,6 @@
## SPDX-License-Identifier: GPL-2.0-only
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x1565 0x3108 inherit

View file

@ -6,15 +6,6 @@ chip northbridge/intel/sandybridge # FIXME: check gfx
register "gpu_dp_c_hotplug" = "4"
register "gpu_dp_d_hotplug" = "4"
device cpu_cluster 0 on
chip cpu/intel/model_206ax # FIXME: check all registers
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
device pci 00.0 on # Host bridge
subsystemid 0x8086 0x2010

View file

@ -1,9 +1,6 @@
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
register "tcc_offset" = "5" # TCC of 95C
device lapic 0 on end
device lapic 0xacac off end

View file

@ -1,16 +1,4 @@
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x1458 0x5000 inherit
device pci 00.0 on # Host bridge

View file

@ -1,15 +1,6 @@
## SPDX-License-Identifier: GPL-2.0-only
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x1458 0x5000 inherit

View file

@ -20,18 +20,6 @@ chip northbridge/intel/sandybridge
register "max_mem_clock_mhz" = "666" # DDR3-1333
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
device pci 00.0 on end # host bridge
device pci 01.0 off end # PCIe Bridge for discrete graphics

View file

@ -19,18 +19,6 @@ chip northbridge/intel/sandybridge
register "max_mem_clock_mhz" = "666"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x1ae0 0xc000 inherit
device pci 00.0 on end # host bridge

View file

@ -19,18 +19,6 @@ chip northbridge/intel/sandybridge
register "max_mem_clock_mhz" = "666"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
device pci 00.0 on end # host bridge
device pci 02.0 on end # vga controller

View file

@ -26,10 +26,6 @@ chip northbridge/intel/sandybridge
device lapic 0xacac off end
register "tcc_offset" = "5" # TCC of 95C
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end

View file

@ -6,16 +6,6 @@ chip northbridge/intel/sandybridge
register "gpu_dp_c_hotplug" = "0"
register "gpu_dp_d_hotplug" = "0"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x103c 0x1495 inherit

View file

@ -15,15 +15,7 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_down_delay" = "230"
register "gpu_panel_power_up_delay" = "300"
register "gpu_pch_backlight" = "0x02880288"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
device pci 00.0 on end # Host bridge

View file

@ -6,16 +6,6 @@ chip northbridge/intel/sandybridge
register "gpu_dp_c_hotplug" = "0"
register "gpu_dp_d_hotplug" = "0"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x103c 0x1791 inherit

View file

@ -11,17 +11,6 @@ chip northbridge/intel/sandybridge
# Enable DVI Hotplug with 6ms pulse
register "gpu_dp_b_hotplug" = "0x06"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
end
end
device domain 0 on
device pci 00.0 on end # Host bridge
device pci 01.0 off end # PCIe Bridge for discrete graphics

View file

@ -19,7 +19,6 @@ chip northbridge/intel/sandybridge
register "acpi_c1" = "3" # ACPI(C1) = MWAIT(C3)
register "acpi_c2" = "4" # ACPI(C2) = MWAIT(C6)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end

View file

@ -8,7 +8,6 @@ chip northbridge/intel/sandybridge
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "4" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "0" # ACPI(C3) = MWAIT(C7)
end

View file

@ -12,16 +12,6 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_up_delay" = "0"
register "gpu_pch_backlight" = "0x00000000"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x17aa 0x21dd inherit

View file

@ -11,15 +11,7 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_down_delay" = "500"
register "gpu_panel_power_up_delay" = "600"
register "gpu_pch_backlight" = "0x041e041e"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x17aa 0x2205 inherit

View file

@ -15,18 +15,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x06100610"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21ce inherit

View file

@ -15,18 +15,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x06100610"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21d2 inherit

View file

@ -14,16 +14,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x11551155"
device cpu_cluster 0 on
chip cpu/intel/model_206ax # FIXME: check all registers
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x17aa 0x21f3 inherit

View file

@ -14,18 +14,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x11551155"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21fb inherit

View file

@ -15,18 +15,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x06100610"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21cf inherit

View file

@ -15,18 +15,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x11551155"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21f6 inherit

View file

@ -14,18 +14,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x11551155"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
end
end
device domain 0 on
subsystemid 0x17aa 0x21fe inherit

View file

@ -12,18 +12,6 @@ chip northbridge/intel/sandybridge
register "gpu_panel_power_up_delay" = "300"
register "gpu_pch_backlight" = "0x11551155"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21f9 inherit

View file

@ -15,18 +15,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x06100610"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21db inherit

View file

@ -15,18 +15,6 @@ chip northbridge/intel/sandybridge
register "gpu_cpu_backlight" = "0x1155"
register "gpu_pch_backlight" = "0x11551155"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x17aa 0x21fa inherit

View file

@ -1,13 +1,4 @@
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x1462 0x7707 inherit

View file

@ -23,7 +23,6 @@ chip northbridge/intel/sandybridge
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "4" # ACPI(C2) = MWAIT(C6)
register "acpi_c3" = "0"
end

View file

@ -23,7 +23,6 @@ chip northbridge/intel/sandybridge
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "4" # ACPI(C2) = MWAIT(C6)
register "acpi_c3" = "0"
end

View file

@ -19,18 +19,6 @@ chip northbridge/intel/sandybridge
register "max_mem_clock_mhz" = "666"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
subsystemid 0x1ae0 0xc000 inherit
device pci 00.0 on end # host bridge

View file

@ -19,7 +19,6 @@ chip northbridge/intel/sandybridge
register "acpi_c1" = "3" # ACPI(C1) = MWAIT(C3)
register "acpi_c2" = "4" # ACPI(C2) = MWAIT(C6)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end

View file

@ -1,15 +1,6 @@
# SPDX-License-Identifier: GPL-2.0-or-later
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
register "gen1_dec" = "0x000c0291"

View file

@ -6,15 +6,7 @@ chip northbridge/intel/sandybridge
register "gpu_dp_c_hotplug" = "4"
register "gpu_dp_d_hotplug" = "4"
register "gpu_panel_power_cycle_delay" = "4"
device cpu_cluster 0 on
chip cpu/intel/model_206ax
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x15d9 0x0644 inherit

View file

@ -1,13 +1,4 @@
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax # FIXME: check all registers
register "acpi_c1" = "1"
register "acpi_c2" = "3"
register "acpi_c3" = "5"
device lapic 0 on end
device lapic 0xacac off end
end
end
device domain 0 on
subsystemid 0x15d9 0x0624 inherit
device pci 00.0 on end # Host bridge

View file

@ -17,6 +17,9 @@ config NORTHBRIDGE_SPECIFIC_OPTIONS
select NO_DDR2
select USE_DDR3
config CHIPSET_DEVICETREE
default "northbridge/intel/sandybridge/chipset.cb"
config SANDYBRIDGE_VBOOT_IN_ROMSTAGE
bool
default n

View file

@ -0,0 +1,18 @@
# SPDX-License-Identifier: GPL-2.0-only
chip northbridge/intel/sandybridge
device cpu_cluster 0 on
chip cpu/intel/model_206ax
# Magic APIC ID to locate this chip
device lapic 0 on end
device lapic 0xacac off end
register "acpi_c1" = "1" # ACPI(C1) = MWAIT(C1)
register "acpi_c2" = "3" # ACPI(C2) = MWAIT(C3)
register "acpi_c3" = "5" # ACPI(C3) = MWAIT(C7)
end
end
device domain 0 on
end
end