mb/amd/majolica: add PCIe devices to devicetree
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I838aeda2e6c403eaa3388a6b934e7ab6b4e918e3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/52045 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
This commit is contained in:
parent
6478cf9702
commit
691fd183c0
|
@ -15,6 +15,13 @@ chip soc/amd/cezanne
|
||||||
}"
|
}"
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
|
device ref gpp_gfx_bridge_0 on end # MXM
|
||||||
|
device ref gpp_bridge_0 on end # NVMe
|
||||||
|
device ref gpp_bridge_1 on end
|
||||||
|
device ref gpp_bridge_2 on end # WWAN
|
||||||
|
device ref gpp_bridge_3 on end # LAN
|
||||||
|
device ref gpp_bridge_4 on end # WLAN
|
||||||
|
device ref gpp_bridge_5 on end
|
||||||
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
|
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
|
||||||
device ref gfx on end # Internal GPU (GFX)
|
device ref gfx on end # Internal GPU (GFX)
|
||||||
device ref xhci_0 on # USB 3.1 (USB0)
|
device ref xhci_0 on # USB 3.1 (USB0)
|
||||||
|
|
Loading…
Reference in New Issue