GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/skyrim: Add UPD usb3_port_force_gen1 for skyrim 

Add UPD usb3_port_force_gen1 for skyrim
The default setting is set to disable
Skyrim -> set default as disable

BUG=b:273841155
BRANCH=skyrim
TEST=Build, verify the setting will be applied on skyrim.

Change-Id: Id53bed82a9fef93b574c3f30830555e02d7f4737
Signed-off-by: Patrick Huang <patrick.huang@amd.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73917
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
Patrick Huang 2023-03-22 14:07:47 +08:00 committed by Felix Held
parent 70ba567117
commit 69bcf763ab
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/mainboard/google/skyrim/variants/skyrim/overridetree.cb
View File

@ -32,6 +32,13 @@ chip soc/amd/mendocino
# Remove the sustained_power_limit_mW when STT is enabled # Remove the sustained_power_limit_mW when STT is enabled
register "sustained_power_limit_mW" = "15000" register "sustained_power_limit_mW" = "15000"
# set usb3 port force to gen1
register "usb3_port_force_gen1" = "{
.ports.xhci0_port0 = 0,
.ports.xhci1_port0 = 0,
.ports.xhci1_port1 = 0,
}"
device domain 0 on device domain 0 on
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
device ref xhci_1 on # XHCI1 controller device ref xhci_1 on # XHCI1 controller