soc/intel/intelblocks/gpio: Always expose GPIO PM constants
These constants are needed in some ASL files, even when __ACPI__ is defined. Change-Id: I0f4f00b93d5d45794b7c9e0f72b51f3191eb3902 Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34177 Reviewed-by: Lance Zhao <lance.zhao@gmail.com> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
489c722dcc
commit
69d73e4d75
|
@ -20,9 +20,6 @@
|
||||||
#include <soc/gpio.h>
|
#include <soc/gpio.h>
|
||||||
#include "gpio_defs.h"
|
#include "gpio_defs.h"
|
||||||
|
|
||||||
#ifndef __ACPI__
|
|
||||||
#include <types.h>
|
|
||||||
|
|
||||||
/* GPIO community IOSF sideband clock gating */
|
/* GPIO community IOSF sideband clock gating */
|
||||||
#define MISCCFG_GPSIDEDPCGEN (1 << 5)
|
#define MISCCFG_GPSIDEDPCGEN (1 << 5)
|
||||||
/* GPIO community RCOMP clock gating */
|
/* GPIO community RCOMP clock gating */
|
||||||
|
@ -40,6 +37,9 @@
|
||||||
MISCCFG_GPRCOMPCDLCGEN | MISCCFG_GPRTCDLCGEN | MISCCFG_GSXSLCGEN \
|
MISCCFG_GPRCOMPCDLCGEN | MISCCFG_GPRTCDLCGEN | MISCCFG_GSXSLCGEN \
|
||||||
| MISCCFG_GPDPCGEN | MISCCFG_GPDLCGEN)
|
| MISCCFG_GPDPCGEN | MISCCFG_GPDLCGEN)
|
||||||
|
|
||||||
|
#ifndef __ACPI__
|
||||||
|
#include <types.h>
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* GPIO numbers may not be contiguous and instead will have a different
|
* GPIO numbers may not be contiguous and instead will have a different
|
||||||
* starting pin number for each pad group.
|
* starting pin number for each pad group.
|
||||||
|
|
Loading…
Reference in New Issue