southbridge/amd/pi: Correct several yangtze/avalon typos
These were probably accidentally missed when the move from southbridge/amd/agesa/hudson to amd/pi/avalon occured. Change-Id: I4cf6e2f8b25899d6d342452cb1b15e694dae35c8 Signed-off-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-on: http://review.coreboot.org/8248 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
This commit is contained in:
parent
98e8253b4f
commit
6b31431411
|
@ -55,7 +55,7 @@ Device(UOH6) {
|
||||||
Name(_PRW, Package() {0x0B, 3})
|
Name(_PRW, Package() {0x0B, 3})
|
||||||
} /* end UOH5 */
|
} /* end UOH5 */
|
||||||
|
|
||||||
#if !CONFIG_SOUTHBRIDGE_AMD_AGESA_YANGTZE
|
#if !CONFIG_SOUTHBRIDGE_AMD_PI_AVALON
|
||||||
/* 0:14.5 - OHCI */
|
/* 0:14.5 - OHCI */
|
||||||
Device(UEH1) {
|
Device(UEH1) {
|
||||||
Name(_ADR, 0x00140005)
|
Name(_ADR, 0x00140005)
|
||||||
|
@ -69,7 +69,7 @@ Device(XHC0) {
|
||||||
Name(_PRW, Package() {0x0B, 4})
|
Name(_PRW, Package() {0x0B, 4})
|
||||||
} /* end XHC0 */
|
} /* end XHC0 */
|
||||||
|
|
||||||
#if !CONFIG_SOUTHBRIDGE_AMD_AGESA_YANGTZE
|
#if !CONFIG_SOUTHBRIDGE_AMD_PI_AVALON
|
||||||
/* 0:10.1 - XHCI 1*/
|
/* 0:10.1 - XHCI 1*/
|
||||||
Device(XHC1) {
|
Device(XHC1) {
|
||||||
Name(_ADR, 0x00100001)
|
Name(_ADR, 0x00100001)
|
||||||
|
|
|
@ -29,7 +29,7 @@
|
||||||
|
|
||||||
static void sata_init(struct device *dev)
|
static void sata_init(struct device *dev)
|
||||||
{
|
{
|
||||||
#if IS_ENABLED(CONFIG_SOUTHBRIDGE_AMD_AGESA_YANGTZE)
|
#if IS_ENABLED(CONFIG_SOUTHBRIDGE_AMD_PI_AVALON)
|
||||||
/**************************************
|
/**************************************
|
||||||
* Configure the SATA port multiplier *
|
* Configure the SATA port multiplier *
|
||||||
**************************************/
|
**************************************/
|
||||||
|
|
Loading…
Reference in New Issue