GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/amd/mayan: Update DXIO descriptors per schematics 

Change-Id: I8b536f8a1ff4eab06f37aec0f25704525dc1b64e
Signed-off-by: Anand Vaikar <a.vaikar2021@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/74191
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com>
This commit is contained in:
Anand Vaikar 2023-04-03 15:06:02 +05:30 committed by Felix Held
parent 09eab1f1a4
commit 6b6872bdd5
1 changed files with 71 additions and 33 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

104
src/mainboard/amd/mayan/port_descriptors.c
View File

@ -6,48 +6,86 @@
#include <soc/platform_descriptors.h> #include <soc/platform_descriptors.h>
#include <types.h> #include <types.h>
/* TODO: Update for mayan */
static const fsp_dxio_descriptor mayan_dxio_descriptors[] = { static const fsp_dxio_descriptor mayan_dxio_descriptors[] = {
{ {
// MXM
.engine_type = PCIE_ENGINE, .engine_type = PCIE_ENGINE,
.port_present = true, .port_present = true,
.start_logical_lane = 0, .start_logical_lane = 0,
.end_logical_lane = 0,
.device_number = 2,
.function_number = 1,
.link_speed_capability = GEN3,
.turn_off_unused_lanes = true,
.link_aspm = 2,
.link_hotplug = 3,
.clk_req = CLK_REQ3,
},
{
.engine_type = PCIE_ENGINE,
.port_present = true,
.start_logical_lane = 1,
.end_logical_lane = 1,
.device_number = 2,
.function_number = 2,
.link_speed_capability = GEN3,
.turn_off_unused_lanes = true,
.link_aspm = 2,
.link_hotplug = 3,
.clk_req = CLK_REQ1,
},
{
.engine_type = PCIE_ENGINE,
.port_present = true,
.start_logical_lane = 2,
.end_logical_lane = 3, .end_logical_lane = 3,
.device_number = 2, .device_number = 1,
.function_number = 3, .function_number = 1,
.link_speed_capability = GEN3, .link_speed_capability = GEN_MAX,
.turn_off_unused_lanes = true, .turn_off_unused_lanes = true,
.link_aspm = 2, .link_aspm = ASPM_L1,
.link_hotplug = 3, .link_aspm_L1_1 = true,
.gpio_group_id = GPIO_27, .link_aspm_L1_2 = true,
.link_hotplug = false,
.gpio_group_id = 4,
.clk_pm_support = true,
.clk_req = CLK_REQ0, .clk_req = CLK_REQ0,
.eq_preset = 3,
.port_params = {PP_PSPP_AC, 0x144, PP_PSPP_DC, 0x133}
},
{
// M2 SSD0-NVME
.engine_type = PCIE_ENGINE,
.port_present = true,
.start_logical_lane = 16,
.end_logical_lane = 19,
.device_number = 2,
.function_number = 4,
.link_speed_capability = GEN_MAX,
.turn_off_unused_lanes = true,
.link_aspm = ASPM_L1,
.link_aspm_L1_1 = true,
.link_aspm_L1_2 = true,
.link_hotplug = false,
.gpio_group_id = 27,
.clk_pm_support = true,
.clk_req = CLK_REQ4,
.eq_preset = 3,
.port_params = {PP_PSPP_AC, 0x144, PP_PSPP_DC, 0x133}
},
{
// X1
.engine_type = PCIE_ENGINE,
.port_present = true,
.start_logical_lane = 12,
.end_logical_lane = 12,
.device_number = 1,
.function_number = 3,
.link_speed_capability = GEN_MAX,
.turn_off_unused_lanes = true,
.link_aspm = ASPM_L1,
.link_aspm_L1_1 = true,
.link_aspm_L1_2 = true,
.link_hotplug = false,
.clk_pm_support = true,
.clk_req = CLK_REQ2,
.eq_preset = 3,
.port_params = {PP_PSPP_AC, 0x144, PP_PSPP_DC, 0x133}
},
{
// DT
.engine_type = PCIE_ENGINE,
.port_present = true,
.start_logical_lane = 8,
.end_logical_lane = 9,
.device_number = 1,
.function_number = 2,
.link_speed_capability = GEN_MAX,
.turn_off_unused_lanes = true,
.link_aspm = ASPM_L1,
.link_aspm_L1_1 = true,
.link_aspm_L1_2 = true,
.link_hotplug = false,
.clk_pm_support = true,
.clk_req = CLK_REQ1,
.eq_preset = 3,
.port_params = {PP_PSPP_AC, 0x144, PP_PSPP_DC, 0x133}
}, },
}; };