mainboard/google/puff: update SATA strength
Base on SATA SI report to fine tune the strength for port 1. BRANCH=none BUG=b:147351936 TEST=build and test SATA port works fine. Change-Id: Ib82b7e5df32b4ce794682781f33c44dfeb6e68bf Signed-off-by: Tim Chen <tim-chen@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38458 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
This commit is contained in:
parent
c004857da0
commit
6ce42616bb
|
@ -171,6 +171,11 @@ chip soc/intel/cannonlake
|
||||||
# GPIO for SD card detect
|
# GPIO for SD card detect
|
||||||
register "sdcard_cd_gpio" = "vSD3_CD_B"
|
register "sdcard_cd_gpio" = "vSD3_CD_B"
|
||||||
|
|
||||||
|
# SATA port 1 Gen3 Strength
|
||||||
|
# Port1 Tx De-Emphasis = 20*log(0x20/64) = -6dB
|
||||||
|
register "sata_port[1].TxGen3DeEmphEnable" = "1"
|
||||||
|
register "sata_port[1].TxGen3DeEmph" = "0x20"
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device pci 14.0 on
|
device pci 14.0 on
|
||||||
chip drivers/usb/acpi
|
chip drivers/usb/acpi
|
||||||
|
|
Loading…
Reference in New Issue