soc/intel/cannonlake: Fix Build break
1.Replace outdated defination of TCO_EN to TCO_BASE_EN 2.Remove setmaxfreq() as not needed any more. Change-Id: Id54fdfd14f1abaa592132195e6f9acfa5807626e Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-on: https://review.coreboot.org/20568 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
parent
c854b49db9
commit
6dc125f0e3
|
@ -38,6 +38,5 @@ void bootblock_soc_early_init(void)
|
||||||
void bootblock_soc_init(void)
|
void bootblock_soc_init(void)
|
||||||
{
|
{
|
||||||
report_platform_info();
|
report_platform_info();
|
||||||
set_max_freq();
|
|
||||||
pch_early_init();
|
pch_early_init();
|
||||||
}
|
}
|
||||||
|
|
|
@ -139,7 +139,7 @@ static void soc_config_tco(void)
|
||||||
|
|
||||||
/* Disable TCO in SMBUS Device first before changing Base Address */
|
/* Disable TCO in SMBUS Device first before changing Base Address */
|
||||||
reg32 = pci_read_config32(PCH_DEV_SMBUS, TCOCTL);
|
reg32 = pci_read_config32(PCH_DEV_SMBUS, TCOCTL);
|
||||||
reg32 &= ~TCO_EN;
|
reg32 &= ~TCO_BASE_EN;
|
||||||
pci_write_config32(PCH_DEV_SMBUS, TCOCTL, reg32);
|
pci_write_config32(PCH_DEV_SMBUS, TCOCTL, reg32);
|
||||||
|
|
||||||
/* Program TCO Base */
|
/* Program TCO Base */
|
||||||
|
|
|
@ -26,6 +26,5 @@ void bootblock_pch_early_init(void);
|
||||||
void pch_early_init(void);
|
void pch_early_init(void);
|
||||||
void pch_early_iorange_init(void);
|
void pch_early_iorange_init(void);
|
||||||
void report_platform_info(void);
|
void report_platform_info(void);
|
||||||
void set_max_freq(void);
|
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Reference in New Issue