doc/mb/ocp: update Delta Lake documentation
Update Delta Lake documentation following ww30 to ww33 build/test/release cycle. Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Change-Id: I9bb3a4daa423503d487045f2f069a43d2cc09129 Reviewed-on: https://review.coreboot.org/c/coreboot/+/44360 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
c96d12e5ec
commit
6e36ee2544
|
@ -1,7 +1,8 @@
|
||||||
# OCP Delta Lake
|
# OCP Delta Lake
|
||||||
|
|
||||||
This page describes coreboot support status for the [OCP] (Open Compute Project)
|
This page describes coreboot support status for the [OCP] (Open Compute Project)
|
||||||
Delta Lake server platform.
|
Delta Lake server platform. This page is updated following each 4-weeks
|
||||||
|
build/test/release cycle.
|
||||||
|
|
||||||
## Introduction
|
## Introduction
|
||||||
|
|
||||||
|
@ -22,7 +23,7 @@ This board currently requires:
|
||||||
- FSP blob: The blob (Intel Cooper Lake Scalable Processor Firmware Support Package)
|
- FSP blob: The blob (Intel Cooper Lake Scalable Processor Firmware Support Package)
|
||||||
is not yet available to the public. It will be made public some time after the MP
|
is not yet available to the public. It will be made public some time after the MP
|
||||||
(Mass Production) of CooperLake Scalable Processor when the FSP is mature.
|
(Mass Production) of CooperLake Scalable Processor when the FSP is mature.
|
||||||
- Microcode: Not yet available to the public.
|
- Microcode: Available through github.com:otcshare/Intel-Generic-Microcode.git.
|
||||||
- ME binary: Not yet available to the public.
|
- ME binary: Not yet available to the public.
|
||||||
|
|
||||||
## Payload
|
## Payload
|
||||||
|
@ -55,26 +56,43 @@ as initramfs.
|
||||||
- Type 2 -- Baseboard Information
|
- Type 2 -- Baseboard Information
|
||||||
- Type 3 -- System Enclosure or Chassis
|
- Type 3 -- System Enclosure or Chassis
|
||||||
- Type 4 -- Processor Information
|
- Type 4 -- Processor Information
|
||||||
|
- Type 7 -- Cache Information
|
||||||
- Type 8 -- Port Connector Information
|
- Type 8 -- Port Connector Information
|
||||||
- Type 9 -- PCI Slot Information
|
- Type 9 -- PCI Slot Information
|
||||||
- Type 11 -- OEM String
|
- Type 11 -- OEM String
|
||||||
- Type 13 -- BIOS Language Information
|
- Type 13 -- BIOS Language Information
|
||||||
- Type 16 -- Physical Memory Array
|
- Type 32 -- System Boot Information
|
||||||
- Type 19 -- Memory Array Mapped Address
|
- Type 38 -- IPMI Device Information
|
||||||
- Type 127 -- End-of-Table
|
- Type 127 -- End-of-Table
|
||||||
|
|
||||||
- BMC integration:
|
- BMC integration:
|
||||||
- BMC readiness check
|
- BMC readiness check
|
||||||
- IPMI commands
|
- IPMI commands
|
||||||
- watchdog timer
|
- watchdog timer
|
||||||
- POST complete pin acknowledgement
|
- POST complete pin acknowledgement
|
||||||
|
- Check BMC version: ipmidump -device
|
||||||
- SEL record generation
|
- SEL record generation
|
||||||
- Early serial output
|
- Early serial output
|
||||||
- port 80h direct to GPIO
|
- port 80h direct to GPIO
|
||||||
- ACPI tables: APIC/DSDT/FACP/FACS/HPET/MCFG/SPMI/SRAT/SLIT/SSDT
|
- ACPI tables: APIC/DMAR/DSDT/FACP/FACS/HPET/MCFG/SPMI/SRAT/SLIT/SSDT
|
||||||
- Skipping memory training upon subsequent reboots by using MRC cache
|
- Skipping memory training upon subsequent reboots by using MRC cache
|
||||||
- BMC crash dump
|
- BMC crash dump
|
||||||
- Error injection through ITP
|
- Error injection through ITP
|
||||||
|
- Versions
|
||||||
|
- Check FSP version: cbmem | grep LB_TAG_PLATFORM_BLOB_VERSION
|
||||||
|
- Check Microcode version: cat /proc/cpuinfo | grep microcode
|
||||||
|
- Devices:
|
||||||
|
- Boot drive
|
||||||
|
- NIC card
|
||||||
|
- All 5 data drives
|
||||||
|
- Power button
|
||||||
|
- localboot
|
||||||
|
- netboot from IPv6
|
||||||
|
|
||||||
|
## Stress/performance tests passed
|
||||||
|
- OS warm reboot overnight (6 hours)
|
||||||
|
- Mprime test (6 hours)
|
||||||
|
- MLC (Intel Memory Latency Check)
|
||||||
|
- Linkpack
|
||||||
|
|
||||||
## Firmware configurations
|
## Firmware configurations
|
||||||
[ChromeOS VPD] is used to store most of the firmware configurations.
|
[ChromeOS VPD] is used to store most of the firmware configurations.
|
||||||
|
@ -84,29 +102,23 @@ values.
|
||||||
VPD variables supported are:
|
VPD variables supported are:
|
||||||
- firmware_version: This variable holds overall firmware version. coreboot
|
- firmware_version: This variable holds overall firmware version. coreboot
|
||||||
uses that value to populate smbios type 1 version field.
|
uses that value to populate smbios type 1 version field.
|
||||||
|
- DeltaLake specific VPDs: check mb/ocp/deltalake/vpd.h.
|
||||||
|
|
||||||
## Known issues
|
## Known issues
|
||||||
- Even though CPX-SP FSP is based on FSP 2.2 framework, it does not
|
|
||||||
support FSP_USES_CB_STACK. An IPS ticket is filed with Intel.
|
|
||||||
- VT-d is not supported. An IPS ticket is filed with Intel.
|
|
||||||
- PCIe bifuration is not supported. An IPS ticket is filed with Intel.
|
|
||||||
- ME based power capping. This is a bug in ME. An IPS ticket is filed
|
- ME based power capping. This is a bug in ME. An IPS ticket is filed
|
||||||
with Intel.
|
with Intel.
|
||||||
- RO_VPD region as well as other RO regions are not write protected.
|
|
||||||
- HECI is not set up correctly, so BMC is not able to get PCH and DIMM
|
- HECI is not set up correctly, so BMC is not able to get PCH and DIMM
|
||||||
temperature sensor readings.
|
temperature sensor readings. An IPS ticket is filed.
|
||||||
|
|
||||||
## Feature gaps
|
## Feature gaps
|
||||||
- Delta Lake DVT is not supported, as we only have Delta Lake EVT servers
|
|
||||||
at the moment.
|
|
||||||
- SMBIOS:
|
- SMBIOS:
|
||||||
- Type 7 -- Cache Information
|
- Type 16 -- Physical Memory Array
|
||||||
- Type 17 -- Memory Device
|
- Type 17 -- Memory Device
|
||||||
- Type 38 -- IPMI Device Information
|
- Type 19 -- Memory Array Mapped Address
|
||||||
- Type 41 -- Onboard Devices Extended Information
|
- Type 41 -- Onboard Devices Extended Information
|
||||||
- ACPI:
|
- Hardware error injection, detection, reporting
|
||||||
- DMAR
|
|
||||||
- PFR/CBnT
|
- PFR/CBnT
|
||||||
|
- RO_VPD region as well as other RO regions are not write protected.
|
||||||
|
|
||||||
## Technology
|
## Technology
|
||||||
|
|
||||||
|
@ -116,7 +128,7 @@ VPD variables supported are:
|
||||||
+------------------------+---------------------------------------------+
|
+------------------------+---------------------------------------------+
|
||||||
| BMC | Aspeed AST 2500 |
|
| BMC | Aspeed AST 2500 |
|
||||||
+------------------------+---------------------------------------------+
|
+------------------------+---------------------------------------------+
|
||||||
| PCH | Intel Lewisburg C621 |
|
| PCH | Intel Lewisburg C620 Series |
|
||||||
+------------------------+---------------------------------------------+
|
+------------------------+---------------------------------------------+
|
||||||
```
|
```
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue