imgtech/pistachio: Give some more space to the bootblock
The memory layout isn't very clear here, since there are two regions (bootblock and "SRAM") that are actually the same. So when increasing the bootblock's size, we also need to move the romstage around. Change-Id: Ib158a4ef96b7c1dd1132b6e8bd47a0eb9c3951d9 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: http://review.coreboot.org/10035 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)
This commit is contained in:
parent
e1133b7d7d
commit
6e944c467c
|
@ -38,12 +38,12 @@ SECTIONS
|
||||||
* and then through the identity mapping in ROM stage.
|
* and then through the identity mapping in ROM stage.
|
||||||
*/
|
*/
|
||||||
SRAM_START(0x1a000000)
|
SRAM_START(0x1a000000)
|
||||||
ROMSTAGE(0x1a004800, 36K)
|
ROMSTAGE(0x1a005000, 36K)
|
||||||
PRERAM_CBFS_CACHE(0x1a00d800, 74K)
|
PRERAM_CBFS_CACHE(0x1a00e000, 72K)
|
||||||
SRAM_END(0x1a020000)
|
SRAM_END(0x1a020000)
|
||||||
|
|
||||||
/* Bootblock executes out of KSEG0 and sets up the identity mapping. */
|
/* Bootblock executes out of KSEG0 and sets up the identity mapping. */
|
||||||
BOOTBLOCK(0x9a000000, 18K)
|
BOOTBLOCK(0x9a000000, 20K)
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Let's use SRAM for stack and CBMEM console. Always accessed
|
* Let's use SRAM for stack and CBMEM console. Always accessed
|
||||||
|
|
Loading…
Reference in New Issue