mb/google/volteer: Create volet variant

Create the volet variant of the volteer reference board by copying
the template files to a new directory named for the variant.

(Auto-Generated by create_coreboot_variant.sh version 4.5.0).

BUG=b:186334008
BRANCH=None
TEST=util/abuild/abuild -p none -t google/volteer -x -a
make sure the build includes GOOGLE_VOLET

Signed-off-by: Sheng-Liang Pan <sheng-liang.pan@quanta.corp-partner.google.com>
Change-Id: Ic6ca9a78494e3819b0fb39c0bcc70fed95c2c589
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52871
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: YH Lin <yueherngl@google.com>
Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org>
This commit is contained in:
Sheng-Liang Pan 2021-05-04 09:09:45 +08:00 committed by Felix Held
parent 1749f27275
commit 6e9f21f815
8 changed files with 52 additions and 0 deletions

View File

@ -107,6 +107,7 @@ config MAINBOARD_PART_NUMBER
default "Drobit" if BOARD_GOOGLE_DROBIT
default "Copano" if BOARD_GOOGLE_COPANO
default "Collis" if BOARD_GOOGLE_COLLIS
default "Volet" if BOARD_GOOGLE_VOLET
config MAX_CPUS
int
@ -152,6 +153,7 @@ config VARIANT_DIR
default "drobit" if BOARD_GOOGLE_DROBIT
default "copano" if BOARD_GOOGLE_COPANO
default "collis" if BOARD_GOOGLE_COLLIS
default "volet" if BOARD_GOOGLE_VOLET
config VARIANT_HAS_MIPI_CAMERA
bool

View File

@ -87,3 +87,7 @@ config BOARD_GOOGLE_COPANO
config BOARD_GOOGLE_COLLIS
bool "-> Collis"
select BOARD_GOOGLE_BASEBOARD_VOLTEER
config BOARD_GOOGLE_VOLET
bool "-> Volet"
select BOARD_GOOGLE_BASEBOARD_VOLTEER

View File

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef __VARIANT_EC_H__
#define __VARIANT_EC_H__
#include <baseboard/ec.h>
#endif

View File

@ -0,0 +1,15 @@
/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef VARIANT_GPIO_H
#define VARIANT_GPIO_H
#include <baseboard/gpio.h>
/* Memory configuration board straps */
/* Copied from baseboard and may need to change for the new variant. */
#define GPIO_MEM_CONFIG_0 GPP_C12
#define GPIO_MEM_CONFIG_1 GPP_C15
#define GPIO_MEM_CONFIG_2 GPP_C14
#define GPIO_MEM_CONFIG_3 GPP_D15
#endif

View File

@ -0,0 +1,5 @@
## SPDX-License-Identifier: GPL-2.0-or-later
## This is an auto-generated file. Do not edit!!
## Add memory parts in mem_parts_used.txt and run spd_tools to regenerate.
SPD_SOURCES = placeholder.spd.hex

View File

@ -0,0 +1 @@
DRAM Part Name ID to assign

View File

@ -0,0 +1,11 @@
# This is a CSV file containing a list of memory parts used by this variant.
# One part per line with an optional fixed ID in column 2.
# Only include a fixed ID if it is required for legacy reasons!
# Generated IDs are dependent on the order of parts in this file,
# so new parts must always be added at the end of the file!
#
# Generate an updated Makefile.inc and dram_id.generated.txt by running the
# gen_part_id tool from util/spd_tools/{ddr4,lp4x}.
# See util/spd_tools/{ddr4,lp4x}/README.md for more details and instructions.
# Part Name

View File

@ -0,0 +1,6 @@
chip soc/intel/tigerlake
device domain 0 on
end
end