GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/volteer: Update flashmap descriptor to add ME_RW_A/B region 

The current CSE firmware update implementation adds CSE RW binary to
FW_MAIN_A/B and this increases the boot time due to the size increase
of these regions leading to higher loading and hashing time.

To mitigate this issue, CSE RW binary is moved from FW_MAIN_A/B to new
region, ME_RW_A/B under RW_SECTON_A/B, and this updates the flashmap to
add ME_RW_A/B region for CSE RW binary.

BUG=b:169077783
TEST=build with cse rw binary, flash and verify volteer2 boots to OS.
Verify me_rw binary is added to ME_RW_A/B region.

Signed-off-by: Jamie Ryu <jamie.m.ryu@intel.com>
Change-Id: I87da3824933ed2dd8e8ed0fed8686d2a3527faea
Reviewed-on: https://review.coreboot.org/c/coreboot/+/46431
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Jamie Ryu 2020-10-14 14:21:37 -07:00 committed by Furquan Shaikh
parent 361e364635
commit 6ecd4c65e7
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/mainboard/google/volteer/chromeos.fmd
View File

@ -10,13 +10,15 @@ FLASH@0xfe000000 0x2000000 {
RW_LEGACY(CBFS)@0x0 0xb00000 RW_LEGACY(CBFS)@0x0 0xb00000
RW_SECTION_A@0xb00000 0x5e0000 { RW_SECTION_A@0xb00000 0x5e0000 {
VBLOCK_A@0x0 0x10000 VBLOCK_A@0x0 0x10000
FW_MAIN_A(CBFS)@0x10000 0x5cffc0 FW_MAIN_A(CBFS)@0x10000 0x32ffc0
RW_FWID_A@0x5dffc0 0x40 RW_FWID_A@0x33ffc0 0x40
ME_RW_A(CBFS)@0x340000 0x2a0000
} }
RW_SECTION_B@0x10e0000 0x5e0000 { RW_SECTION_B@0x10e0000 0x5e0000 {
VBLOCK_B@0x0 0x10000 VBLOCK_B@0x0 0x10000
FW_MAIN_B(CBFS)@0x10000 0x5cffc0 FW_MAIN_B(CBFS)@0x10000 0x32ffc0
RW_FWID_B@0x5dffc0 0x40 RW_FWID_B@0x33ffc0 0x40
ME_RW_B(CBFS)@0x340000 0x2a0000
} }
RW_MISC@0x16c0000 0x40000 { RW_MISC@0x16c0000 0x40000 {
UNIFIED_MRC_CACHE(PRESERVE)@0x0 0x30000 { UNIFIED_MRC_CACHE(PRESERVE)@0x0 0x30000 {