soc/amd/phoenix/include/data_fabric: add DF PCI config map register
PPRs #57019 Rev 3.05 and #57396 Rev 3.06 were used as a reference. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Id0fe478a710ecc1f2c8b36347aaf2d1634ebba9a Reviewed-on: https://review.coreboot.org/c/coreboot/+/77078 Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Martin L Roth <gaumless@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
d81a145587
commit
6ede54f065
|
@ -8,6 +8,37 @@
|
|||
|
||||
#define IOMS0_FABRIC_ID 0x13
|
||||
|
||||
#define DF_PCI_CFG_BASE0 DF_REG_ID(0, 0xc80)
|
||||
#define DF_PCI_CFG_LIMIT0 DF_REG_ID(0, 0xc84)
|
||||
|
||||
#define DF_PCI_CFG_MAP_COUNT 8
|
||||
|
||||
#define DF_PCI_CFG_REG_OFFSET(instance) ((instance) * 2 * sizeof(uint32_t))
|
||||
#define DF_PCI_CFG_BASE(reg) (DF_PCI_CFG_BASE0 + DF_PCI_CFG_REG_OFFSET(reg))
|
||||
#define DF_PCI_CFG_LIMIT(reg) (DF_PCI_CFG_LIMIT0 + DF_PCI_CFG_REG_OFFSET(reg))
|
||||
|
||||
union df_pci_cfg_base {
|
||||
struct {
|
||||
uint32_t re : 1; /* [ 0.. 0] */
|
||||
uint32_t we : 1; /* [ 1.. 1] */
|
||||
uint32_t : 6; /* [ 2.. 7] */
|
||||
uint32_t segment_num : 8; /* [ 8..15] */
|
||||
uint32_t bus_num_base : 8; /* [16..23] */
|
||||
uint32_t : 8; /* [24..31] */
|
||||
};
|
||||
uint32_t raw;
|
||||
};
|
||||
|
||||
union df_pci_cfg_limit {
|
||||
struct {
|
||||
uint32_t dst_fabric_id : 6; /* [ 0.. 5] */
|
||||
uint32_t : 10; /* [ 6..15] */
|
||||
uint32_t bus_num_limit : 8; /* [16..23] */
|
||||
uint32_t : 8; /* [24..31] */
|
||||
};
|
||||
uint32_t raw;
|
||||
};
|
||||
|
||||
#define DF_IO_BASE0 DF_REG_ID(0, 0xd00)
|
||||
#define DF_IO_LIMIT0 DF_REG_ID(0, 0xd04)
|
||||
|
||||
|
|
Loading…
Reference in New Issue