White space and comment fixes for cache_as_ram.inc files so it's easier to spot
differences. Trivial. Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Myles Watson <mylesgw@gmail.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4827 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
35ed0e7ea3
commit
707fad0508
|
@ -253,7 +253,7 @@ clear_fixed_var_mtrr_out:
|
|||
#if ((CONFIG_HAVE_FAILOVER_BOOT == 1) && (CONFIG_USE_FAILOVER_IMAGE == 0)) || ((CONFIG_HAVE_FAILOVER_BOOT == 0) && (CONFIG_USE_FALLBACK_IMAGE == 0))
|
||||
/* disable cache */
|
||||
movl %cr0, %eax
|
||||
orl $(1 << 30),%eax
|
||||
orl $(0x1 << 30), %eax
|
||||
movl %eax, %cr0
|
||||
|
||||
#endif
|
||||
|
@ -317,6 +317,7 @@ fam10_end_part1:
|
|||
movl $CacheBase, %esi
|
||||
movl $(CacheSize >> 2), %ecx
|
||||
rep lodsl
|
||||
|
||||
/* Clear the range */
|
||||
movl $CacheBase, %edi
|
||||
movl $(CacheSize >> 2), %ecx
|
||||
|
|
|
@ -52,6 +52,7 @@ CacheAsRam:
|
|||
/* Clear all MTRRs */
|
||||
xorl %edx, %edx
|
||||
movl $fixed_mtrr_msr, %esi
|
||||
|
||||
clear_fixed_var_mtrr:
|
||||
lodsl (%esi), %eax
|
||||
testl %eax, %eax
|
||||
|
@ -82,16 +83,15 @@ clear_fixed_var_mtrr_out:
|
|||
/* MTRRPhysBase */
|
||||
movl $0x202, %ecx
|
||||
xorl %edx, %edx
|
||||
movl $(CONFIG_XIP_ROM_BASE|MTRR_TYPE_WRBACK),%eax
|
||||
movl $(CONFIG_XIP_ROM_BASE | MTRR_TYPE_WRBACK), %eax
|
||||
wrmsr
|
||||
|
||||
/* MTRRPhysMask */
|
||||
movl $0x203, %ecx
|
||||
movl $0x0000000f,%edx
|
||||
movl $0x0000000f, %edx
|
||||
movl $(~(CONFIG_XIP_ROM_SIZE - 1) | 0x800), %eax
|
||||
wrmsr
|
||||
|
||||
|
||||
movl $MTRRdefType_MSR, %ecx
|
||||
xorl %edx, %edx
|
||||
/* Enable Variable and Fixed MTRRs */
|
||||
|
@ -99,7 +99,7 @@ clear_fixed_var_mtrr_out:
|
|||
wrmsr
|
||||
|
||||
movl %cr0, %eax
|
||||
andl $0x9fffffff,%eax
|
||||
andl $0x9fffffff, %eax
|
||||
movl %eax, %cr0
|
||||
|
||||
/* Read the range with lodsl*/
|
||||
|
@ -111,7 +111,7 @@ clear_fixed_var_mtrr_out:
|
|||
|
||||
movl $CacheBase, %esi
|
||||
movl %esi, %edi
|
||||
movl $(CacheSize>>2), %ecx
|
||||
movl $(CacheSize >> 2), %ecx
|
||||
|
||||
/* 0x5c5c5c5c is a memory test pattern.
|
||||
* TODO: Check if everything works with the zero pattern as well. */
|
||||
|
@ -128,7 +128,7 @@ clear_fixed_var_mtrr_out:
|
|||
* "no fill" mode, which is not compatible with general CAR code.
|
||||
*/
|
||||
|
||||
movl $(CacheBase+CacheSize-4), %eax
|
||||
movl $(CacheBase + CacheSize - 4), %eax
|
||||
movl %eax, %esp
|
||||
|
||||
#ifdef CARTEST
|
||||
|
@ -153,6 +153,7 @@ testok: movb $0x40,%al
|
|||
|
||||
/* Restore the BIST result */
|
||||
movl %ebp, %eax
|
||||
|
||||
/* We need to set ebp ? No need */
|
||||
movl %esp, %ebp
|
||||
pushl %eax /* bist */
|
||||
|
|
|
@ -115,10 +115,10 @@ NotHtProcessor:
|
|||
wrmsr
|
||||
#endif
|
||||
|
||||
/*Clear all MTRRs */
|
||||
|
||||
/* Clear all MTRRs */
|
||||
xorl %edx, %edx
|
||||
movl $fixed_mtrr_msr, %esi
|
||||
|
||||
clear_fixed_var_mtrr:
|
||||
lodsl (%esi), %eax
|
||||
testl %eax, %eax
|
||||
|
@ -144,13 +144,13 @@ clear_fixed_var_mtrr_out:
|
|||
*/
|
||||
xorl \reg, \reg
|
||||
.elseif \segs == 1
|
||||
movl $0x06000000, \reg
|
||||
movl $0x06000000, \reg /* WB IO type */
|
||||
.elseif \segs == 2
|
||||
movl $0x06060000, \reg
|
||||
movl $0x06060000, \reg /* WB IO type */
|
||||
.elseif \segs == 3
|
||||
movl $0x06060600, \reg
|
||||
movl $0x06060600, \reg /* WB IO type */
|
||||
.elseif \segs >= 4
|
||||
movl $0x06060606, \reg
|
||||
movl $0x06060606, \reg /* WB IO type */
|
||||
.endif
|
||||
.endm
|
||||
|
||||
|
@ -194,7 +194,7 @@ clear_fixed_var_mtrr_out:
|
|||
#else
|
||||
/* disable cache */
|
||||
movl %cr0, %eax
|
||||
orl $(0x1<<30),%eax
|
||||
orl $(0x1 << 30), %eax
|
||||
movl %eax, %cr0
|
||||
|
||||
#endif /* CONFIG_USE_FALLBACK_IMAGE == 1*/
|
||||
|
@ -216,7 +216,7 @@ clear_fixed_var_mtrr_out:
|
|||
|
||||
/* enable cache */
|
||||
movl %cr0, %eax
|
||||
andl $0x9fffffff,%eax
|
||||
andl $0x9fffffff, %eax
|
||||
movl %eax, %cr0
|
||||
|
||||
#if CONFIG_USE_FALLBACK_IMAGE == 1
|
||||
|
@ -224,12 +224,12 @@ clear_fixed_var_mtrr_out:
|
|||
/* Read the range with lodsl*/
|
||||
movl $CacheBase, %esi
|
||||
cld
|
||||
movl $(CacheSize>>2), %ecx
|
||||
movl $(CacheSize >> 2), %ecx
|
||||
rep lodsl
|
||||
|
||||
/* Clear the range */
|
||||
movl $CacheBase, %edi
|
||||
movl $(CacheSize>>2), %ecx
|
||||
movl $(CacheSize >> 2), %ecx
|
||||
xorl %eax, %eax
|
||||
rep stosl
|
||||
|
||||
|
@ -280,7 +280,7 @@ clear_fixed_var_mtrr_out:
|
|||
#endif /*CONFIG_USE_FALLBACK_IMAGE == 1*/
|
||||
|
||||
|
||||
movl $(CacheBase+CacheSize-4), %eax
|
||||
movl $(CacheBase + CacheSize - 4), %eax
|
||||
movl %eax, %esp
|
||||
|
||||
/* Load a different set of data segments */
|
||||
|
@ -292,16 +292,15 @@ clear_fixed_var_mtrr_out:
|
|||
#endif
|
||||
|
||||
lout:
|
||||
|
||||
/* Restore the BIST result */
|
||||
movl %ebp, %eax
|
||||
|
||||
/* We need to set ebp ? No need */
|
||||
movl %esp, %ebp
|
||||
pushl %eax /* bist */
|
||||
call amd64_main
|
||||
/* We will not go back */
|
||||
|
||||
|
||||
fixed_mtrr_msr:
|
||||
.long 0x250, 0x258, 0x259
|
||||
.long 0x268, 0x269, 0x26A
|
||||
|
|
Loading…
Reference in New Issue