soc/amd/common/block/cpu/Makefile: group build targets by stage
Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Idb6087dc44e76ab63bc6b462c3328c23d83ae018 Reviewed-on: https://review.coreboot.org/c/coreboot/+/74009 Reviewed-by: Fred Reitberger <reitbergerfred@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
00d496f92f
commit
70ba567117
|
@ -1,11 +1,12 @@
|
||||||
## SPDX-License-Identifier: GPL-2.0-only
|
## SPDX-License-Identifier: GPL-2.0-only
|
||||||
subdirs-y += ./*
|
subdirs-y += ./*
|
||||||
ramstage-$(CONFIG_SOC_AMD_COMMON_BLOCK_UCODE) += update_microcode.c
|
|
||||||
romstage-y += cpu.c
|
|
||||||
ramstage-y += cpu.c
|
|
||||||
|
|
||||||
|
romstage-y += cpu.c
|
||||||
|
|
||||||
|
ramstage-y += cpu.c
|
||||||
ramstage-$(CONFIG_SOC_AMD_COMMON_BLOCK_SVI2) += svi2.c
|
ramstage-$(CONFIG_SOC_AMD_COMMON_BLOCK_SVI2) += svi2.c
|
||||||
ramstage-$(CONFIG_SOC_AMD_COMMON_BLOCK_SVI3) += svi3.c
|
ramstage-$(CONFIG_SOC_AMD_COMMON_BLOCK_SVI3) += svi3.c
|
||||||
|
ramstage-$(CONFIG_SOC_AMD_COMMON_BLOCK_UCODE) += update_microcode.c
|
||||||
|
|
||||||
ifeq ($(CONFIG_SOC_AMD_COMMON_BLOCK_UCODE),y)
|
ifeq ($(CONFIG_SOC_AMD_COMMON_BLOCK_UCODE),y)
|
||||||
define add-ucode-as-cbfs
|
define add-ucode-as-cbfs
|
||||||
|
|
Loading…
Reference in New Issue