GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src/southbridge: Remove unnecessary space after casts 

Change-Id: Ib82968724696110a8d1655928db5b2a665525d20
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/69805
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes Haouas 2022-11-18 15:07:03 +01:00 committed by Felix Held
parent d369c66256
commit 723b896330
6 changed files with 20 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/southbridge/intel/bd82x6x/early_rcba.c
View File

@ -76,7 +76,7 @@ void southbridge_configure_default_intmap(void)
/* Enable IOAPIC (generic) */
RCBA16(OIC) = 0x0100;
/* PCH BWG says to read back the IOAPIC enable register */
(void) RCBA16(OIC);
(void)RCBA16(OIC);
}
void southbridge_rcba_config(void)

4
src/southbridge/intel/bd82x6x/sata.c
View File

@ -142,8 +142,8 @@ static void sata_init(struct device *dev)
write32(abar + 0x00, reg32);
/* PI (Ports implemented) */
write32(abar + 0x0c, config->sata_port_map);
(void) read32(abar + 0x0c); /* Read back 1 */
(void) read32(abar + 0x0c); /* Read back 2 */
(void)read32(abar + 0x0c); /* Read back 1 */
(void)read32(abar + 0x0c); /* Read back 2 */
/* CAP2 (HBA Capabilities Extended)*/
reg32 = read32(abar + 0x24);
reg32 &= ~0x00000002;

22
src/southbridge/intel/common/spi.c
View File

@ -158,7 +158,7 @@ static u8 readb_(const void *addr)
u8 v = read8(addr);
printk(BIOS_DEBUG, "read %2.2x from %4.4x\n",
v, ((unsigned int) addr & 0xffff) - 0xf020);
v, ((unsigned int)addr & 0xffff) - 0xf020);
return v;
}
@ -167,7 +167,7 @@ static u16 readw_(const void *addr)
u16 v = read16(addr);
printk(BIOS_DEBUG, "read %4.4x from %4.4x\n",
v, ((unsigned int) addr & 0xffff) - 0xf020);
v, ((unsigned int)addr & 0xffff) - 0xf020);
return v;
}
@ -176,7 +176,7 @@ static u32 readl_(const void *addr)
u32 v = read32(addr);
printk(BIOS_DEBUG, "read %8.8x from %4.4x\n",
v, ((unsigned int) addr & 0xffff) - 0xf020);
v, ((unsigned int)addr & 0xffff) - 0xf020);
return v;
}
@ -184,21 +184,21 @@ static void writeb_(u8 b, void *addr)
{
write8(addr, b);
printk(BIOS_DEBUG, "wrote %2.2x to %4.4x\n",
b, ((unsigned int) addr & 0xffff) - 0xf020);
b, ((unsigned int)addr & 0xffff) - 0xf020);
}
static void writew_(u16 b, void *addr)
{
write16(addr, b);
printk(BIOS_DEBUG, "wrote %4.4x to %4.4x\n",
b, ((unsigned int) addr & 0xffff) - 0xf020);
b, ((unsigned int)addr & 0xffff) - 0xf020);
}
static void writel_(u32 b, void *addr)
{
write32(addr, b);
printk(BIOS_DEBUG, "wrote %8.8x to %4.4x\n",
b, ((unsigned int) addr & 0xffff) - 0xf020);
b, ((unsigned int)addr & 0xffff) - 0xf020);
}
#else /* CONFIG_DEBUG_SPI_FLASH ^^^ enabled vvv NOT enabled */
@ -787,8 +787,8 @@ static int ich_hwseq_read(const struct spi_flash *flash, u32 addr, size_t len,
if (addr + len > flash->size) {
printk(BIOS_ERR,
"Attempt to read %x-%x which is out of chip\n",
(unsigned int) addr,
(unsigned int) addr+(unsigned int) len);
(unsigned int)addr,
(unsigned int)addr+(unsigned int) len);
return -1;
}
@ -835,7 +835,7 @@ static void ich_fill_data(const uint8_t *data, int len)
if ((i % 4) == 0)
temp32 = 0;
temp32 |= ((uint32_t) data[i]) << ((i % 4) * 8);
temp32 |= ((uint32_t)data[i]) << ((i % 4) * 8);
if ((i % 4) == 3) /* 32 bits are full, write them to regs. */
writel_(temp32, cntlr.data + (i - (i % 4)));
@ -856,7 +856,7 @@ static int ich_hwseq_write(const struct spi_flash *flash, u32 addr, size_t len,
if (addr + len > flash->size) {
printk(BIOS_ERR,
"Attempt to write 0x%x-0x%x which is out of chip\n",
(unsigned int)addr, (unsigned int) (addr+len));
(unsigned int)addr, (unsigned int)(addr+len));
return -1;
}
@ -890,7 +890,7 @@ static int ich_hwseq_write(const struct spi_flash *flash, u32 addr, size_t len,
len -= block_len;
}
printk(BIOS_DEBUG, "SF: Successfully written %u bytes @ %#x\n",
(unsigned int) (addr - start), start);
(unsigned int)(addr - start), start);
return 0;
}

4
src/southbridge/intel/i82801ix/sata.c
View File

@ -46,8 +46,8 @@ static void sata_enable_ahci_mmap(struct device *const dev, const u8 port_map,
/* PI (Ports implemented) */
write32(abar + 0x0c, port_map);
/* PCH code reads back twice, do we need it, too? */
(void) read32(abar + 0x0c); /* Read back 1 */
(void) read32(abar + 0x0c); /* Read back 2 */
(void)read32(abar + 0x0c); /* Read back 1 */
(void)read32(abar + 0x0c); /* Read back 2 */
/* VSP (Vendor Specific Register) */
reg32 = read32(abar + 0xa0);

4
src/southbridge/intel/i82801jx/sata.c
View File

@ -45,8 +45,8 @@ static void sata_enable_ahci_mmap(struct device *const dev, const u8 port_map)
/* PI (Ports implemented) */
write32(abar + 0x0c, port_map);
/* PCH code reads back twice, do we need it, too? */
(void) read32(abar + 0x0c); /* Read back 1 */
(void) read32(abar + 0x0c); /* Read back 2 */
(void)read32(abar + 0x0c); /* Read back 1 */
(void)read32(abar + 0x0c); /* Read back 2 */
/* VSP (Vendor Specific Register) */
reg32 = read32(abar + 0xa0);

4
src/southbridge/intel/ibexpeak/setup_heci_uma.c
View File

@ -97,7 +97,7 @@ static int recv_heci_packet(struct mei_header *head, u32 *packet, u32 *packet_si
csr.raw = read32(DEFAULT_HECIBAR + 0xc);
} while (csr.csr.buffer_write_ptr == csr.csr.buffer_read_ptr);
*(u32 *) head = read32(DEFAULT_HECIBAR + 0x8);
*(u32 *)head = read32(DEFAULT_HECIBAR + 0x8);
if (!head->length) {
write32(DEFAULT_HECIBAR + 0x4, read32(DEFAULT_HECIBAR + 0x4) | 2);
*packet_size = 0;
@ -188,7 +188,7 @@ static void send_heci_uma_message(const u64 heci_uma_addr, const unsigned int he
};
u32 reply_size;
send_heci_message((u8 *) &msg, sizeof(msg), 0, 7);
send_heci_message((u8 *)&msg, sizeof(msg), 0, 7);
reply_size = sizeof(reply);
if (recv_heci_message(&reply, &reply_size) == -1)