soc/intel/xeon_sp/cpx: select CACHE_MRC_SETTINGS
FSP_NV_STORAGE HOB is supported in CPX-SP FSP ww22 release. Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Change-Id: Ida06fa7f7c7937f4e66a83fdecbca8bc208d626f Reviewed-on: https://review.coreboot.org/c/coreboot/+/42024 Reviewed-by: Patrick Rudolph <siro@das-labor.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
4a3a73c042
commit
7454005a4f
|
@ -66,4 +66,6 @@ config FSP_TEMP_RAM_SIZE
|
|||
config SOC_INTEL_COMMON_BLOCK_P2SB
|
||||
def_bool y
|
||||
|
||||
select CACHE_MRC_SETTINGS
|
||||
|
||||
endif
|
||||
|
|
Loading…
Reference in New Issue