GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

armv7/exynos: make BL1_SIZE_KB consistent with numbers used... 

The Kconfig variable indicates KB, but the number used was bytes.
Let's just assume KB is correct for now.

Change-Id: I910c126104f0222fc48b70a18df943f2afddeca3
Signed-off-by: David Hendricks <dhendrix@chromium.org>
Reviewed-on: http://review.coreboot.org/2341
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
David Hendricks 2013-02-09 13:51:55 -08:00 committed by Ronald G. Minnich
parent 644e83b007
commit 74e27b419d
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/arch/armv7/bootblock.inc
View File

@ -36,7 +36,7 @@ _bl1:
* on ARM, which is 8KB in size and it is prepended to the * on ARM, which is 8KB in size and it is prepended to the
* reset vector * reset vector
*/ */
.skip CONFIG_BL1_SIZE_KB .skip (CONFIG_BL1_SIZE_KB * 1024)
.globl _start .globl _start
_start: b reset _start: b reset

2
src/arch/armv7/bootblock.lds
View File

@ -25,7 +25,7 @@ OUTPUT_ARCH(arm)
TARGET(binary) TARGET(binary)
SECTIONS SECTIONS
{ {
ROMLOC = CONFIG_BOOTBLOCK_BASE - CONFIG_BL1_SIZE_KB; ROMLOC = CONFIG_BOOTBLOCK_BASE - (CONFIG_BL1_SIZE_KB * 1024);
/* This section might be better named .setup */ /* This section might be better named .setup */
.rom ROMLOC : { .rom ROMLOC : {

2
src/cpu/samsung/exynos5250/Kconfig
View File

@ -16,7 +16,7 @@ config SATA_AHCI
config BL1_SIZE_KB config BL1_SIZE_KB
int int
default 8192 default 8
# Example SRAM/iRAM map for Exynos5250 platform: # Example SRAM/iRAM map for Exynos5250 platform:
# #