GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

northbridge/amd/amdmct/mct_ddr3: Fix curly brace style violations 

Change-Id: Ic27d404a7ed76b58043037e8b66097db6d664501
Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com>
Reviewed-on: http://review.coreboot.org/11942
Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com>
Tested-by: build bot (Jenkins)
This commit is contained in:
Timothy Pearson 2015-09-08 16:08:45 -05:00 committed by Patrick Georgi
parent 964aa839ca
commit 76d4636e61
1 changed files with 10 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

37
src/northbridge/amd/amdmct/mct_ddr3/mhwlc_d.c
View File

@ -831,28 +831,19 @@ void setWLByteDelay(sDCTStruct *pDCTData, u8 ByteLane, u8 dimm, u8 targetAddr)
tempB = 0; tempB = 0;
offsetAddr = (u8)(3 * dimm); offsetAddr = (u8)(3 * dimm);
if (ByteLane < 2) if (ByteLane < 2) {
{
tempB = (u8)(16 * ByteLane); tempB = (u8)(16 * ByteLane);
addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_01; addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_01;
} } else if (ByteLane <4) {
else if (ByteLane <4)
{
tempB = (u8)(16 * ByteLane); tempB = (u8)(16 * ByteLane);
addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_01 + 1; addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_01 + 1;
} } else if (ByteLane <6) {
else if (ByteLane <6)
{
tempB = (u8)(16 * ByteLane); tempB = (u8)(16 * ByteLane);
addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_45; addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_45;
} } else if (ByteLane <8) {
else if (ByteLane <8)
{
tempB = (u8)(16 * ByteLane); tempB = (u8)(16 * ByteLane);
addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_45 + 1; addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_45 + 1;
} } else {
else
{
tempB = 0; tempB = 0;
addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_01 + 2; addr = DRAM_CONT_ADD_DQS_TIMING_CTRL_BL_01 + 2;
} }
@ -896,19 +887,14 @@ void getWLByteDelay(sDCTStruct *pDCTData, u8 ByteLane, u8 dimm)
u32 addr, fine, gross; u32 addr, fine, gross;
tempB = 0; tempB = 0;
index = (u8)(MAX_BYTE_LANES*dimm); index = (u8)(MAX_BYTE_LANES*dimm);
if (ByteLane < 4) if (ByteLane < 4) {
{
tempB = (u8)(8 * ByteLane); tempB = (u8)(8 * ByteLane);
addr = DRAM_CONT_ADD_PHASE_REC_CTRL_LOW; addr = DRAM_CONT_ADD_PHASE_REC_CTRL_LOW;
} } else if (ByteLane < 8) {
else if (ByteLane < 8)
{
tempB1 = (u8)(ByteLane - 4); tempB1 = (u8)(ByteLane - 4);
tempB = (u8)(8 * tempB1); tempB = (u8)(8 * tempB1);
addr = DRAM_CONT_ADD_PHASE_REC_CTRL_HIGH; addr = DRAM_CONT_ADD_PHASE_REC_CTRL_HIGH;
} } else {
else
{
tempB = 0; tempB = 0;
addr = DRAM_CONT_ADD_ECC_PHASE_REC_CTRL; addr = DRAM_CONT_ADD_ECC_PHASE_REC_CTRL;
} }
@ -924,16 +910,13 @@ void getWLByteDelay(sDCTStruct *pDCTData, u8 ByteLane, u8 dimm)
/* Adjust seed gross delay overflow (greater than 3): /* Adjust seed gross delay overflow (greater than 3):
* - Adjust the trained gross delay to the original seed gross delay. * - Adjust the trained gross delay to the original seed gross delay.
*/ */
if(pDCTData->WLGrossDelay[index+ByteLane] >= 3) if (pDCTData->WLGrossDelay[index+ByteLane] >= 3) {
{
gross += pDCTData->WLGrossDelay[index+ByteLane]; gross += pDCTData->WLGrossDelay[index+ByteLane];
if(pDCTData->WLGrossDelay[index+ByteLane] & 1) if(pDCTData->WLGrossDelay[index+ByteLane] & 1)
gross -= 1; gross -= 1;
else else
gross -= 2; gross -= 2;
} } else if ((pDCTData->WLGrossDelay[index+ByteLane] == 0) && (gross == 3)) {
else if((pDCTData->WLGrossDelay[index+ByteLane] == 0) && (gross == 3))
{
/* If seed gross delay is 0 but PRE result gross delay is 3, it is negative. /* If seed gross delay is 0 but PRE result gross delay is 3, it is negative.
* We will then round the negative number to 0. * We will then round the negative number to 0.
*/ */