cpu/intel/model_206ax/acpi.c: Do not report P_BLK
IO MWAIT redirection is disabled, which means reads to the P_LVL2 and P_LVL3 "registers" will never produce any C-state transition requests. Change-Id: Ibbf7b915a9909d6bc8e784a439df751e11ec5bee Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55216 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
This commit is contained in:
parent
1128817ed6
commit
772c09739e
|
@ -205,7 +205,7 @@ static void generate_P_state_entries(int core, int cores_per_package)
|
|||
|
||||
void generate_cpu_entries(const struct device *device)
|
||||
{
|
||||
int coreID, cpuID, pcontrol_blk = PMB0_BASE, plen = 6;
|
||||
int coreID, cpuID;
|
||||
int totalcores = dev_count_cpu();
|
||||
int cores_per_package = get_cores_per_package();
|
||||
int numcpus = totalcores/cores_per_package;
|
||||
|
@ -215,15 +215,9 @@ void generate_cpu_entries(const struct device *device)
|
|||
|
||||
for (cpuID = 1; cpuID <= numcpus; cpuID++) {
|
||||
for (coreID = 1; coreID <= cores_per_package; coreID++) {
|
||||
if (coreID > 1) {
|
||||
pcontrol_blk = 0;
|
||||
plen = 0;
|
||||
}
|
||||
|
||||
/* Generate processor \_SB.CPUx */
|
||||
acpigen_write_processor(
|
||||
(cpuID-1)*cores_per_package+coreID-1,
|
||||
pcontrol_blk, plen);
|
||||
(cpuID-1)*cores_per_package+coreID-1, 0, 0);
|
||||
|
||||
/* Generate P-state tables */
|
||||
generate_P_state_entries(
|
||||
|
|
Loading…
Reference in New Issue